Skip to content

Pull requests: llvm/circt

New pull request New
149 Open 5,962 Closed
149 Open 5,962 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

Add the ICE40 dialect.
#8018 opened Dec 27, 2024 by darthscsi Loading…
11
[ImportVerilog] Support for Procedural assign statements ImportVerilog Moore
#8010 opened Dec 19, 2024 by owlxiao Loading…
5
[HW] Add pass to outline certain ops: hw-outline-ops HW Involving the `hw` dialect
#7991 opened Dec 13, 2024 by teqdruid Loading…
15
[Do-Not-Merge][FIRRTL][Sim][SV] Rework printf lowering pipeline
#7973 opened Dec 12, 2024 by fzi-hielscher • Draft
[ImportVerilog] Support for sized unpacked arrays in 'inside' expressions ImportVerilog Moore
#7971 opened Dec 11, 2024 by ladisgin Loading…
18
Fix temporal code motion
#7959 opened Dec 6, 2024 by AndreyVV-100 Loading…
5
[ImportVerilog] Add case inside ImportVerilog Moore
#7928 opened Dec 1, 2024 by ankolesn Loading…
11
[ImportVerilog] Bump slang
#7792 opened Nov 10, 2024 by hovind • Draft
1 of 5 tasks
27
[FIRRTL] infer more return types in asm format FIRRTL Involving the `firrtl` dialect
#7781 opened Nov 7, 2024 by youngar • Draft
3
[Draft] [OpLib] Create a Dialect for Representing Operator Libraries
#7771 opened Nov 4, 2024 by andrewb1999 • Draft
4
Use getDiscardableAttr to access discardable attributes
#7761 opened Nov 1, 2024 by rwy7 Loading…
1
RFC: [AIG] Add an AIG dialect and circt-synth
#7717 opened Oct 20, 2024 by uenoku • Draft
95
[SCFToCalyx] If op with sequential condition Calyx The Calyx dialect
#7687 opened Oct 9, 2024 by jiahanxie353 Loading…
20
[RFC][Sim] Add triggered simulation procedures
#7676 opened Oct 8, 2024 by fzi-hielscher Loading…
32
[Not-for-commit] Demonstrate Yosys integration
#7663 opened Oct 4, 2024 by uenoku • Draft
1
[Seq] Add cast operation to immutable type
#7638 opened Sep 26, 2024 by uenoku Loading…
12
[Seq] Add a pass to implement firreg randomization
#7606 opened Sep 18, 2024 by uenoku • Draft
[Arc][Vectorization]: Add vector splitter
#7560 opened Aug 30, 2024 by elhewaty • Draft
2
[Arc] Implement memory initializers Arc Involving the `arc` dialect
#7559 opened Aug 28, 2024 by fzi-hielscher • Draft
17
[FIRRTL] Verify enabled layers of module, extmodule.
#7557 opened Aug 26, 2024 by dtzSiFive Loading…
4
[FIRRTL] Add layers output file to file list
#7543 opened Aug 22, 2024 by SpriteOvO Loading…
1
2
[CheckCombLoops] Report all the operations that participate in the cycle, when reporting a cycle
#7539 opened Aug 21, 2024 by prithayan • Draft
[firtool] Run canonicalization before LowerLayers
#7534 opened Aug 19, 2024 by seldridge Loading…
1
2
[Comb] Let parent op decide if cross-block canonicalizations should be allowed Comb Involving the `comb` dialect
#7529 opened Aug 19, 2024 by maerhart • Draft
1
[Seq] Add a new pass to sink clock_gate ops to the users
#7474 opened Aug 8, 2024 by prithayan Loading…
39
ProTip! Exclude everything labeled bug with -label:bug.