Skip to content

Pull requests: llvm/circt

New pull request New
149 Open 5,962 Closed
149 Open 5,962 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[Scheduling] add a header to simplex scheduler
#7466 opened Aug 8, 2024 by leothaud Loading…
17
[Sim] Replace sim.func.dpi.call with sim.func.call and improve a verifier, NFC
#7452 opened Aug 7, 2024 by uenoku Loading…
10
[firtool] fix: check uninferred resets after removing unused modules
#7380 opened Jul 23, 2024 by unlsycn Loading…
18
[Moore] [Canonicalizer] Lower struct-related assignOp Moore
#7341 opened Jul 18, 2024 by mingzheTerapines Loading…
26
[HW][SV] Transition "HWToSV" to "ProceduralCoreToSV" pass. HW Involving the `hw` dialect Verilog/SystemVerilog Involving a Verilog dialect
#7335 opened Jul 17, 2024 by fzi-hielscher Loading…
8
[Verif] Remove Verif dialect print/format operations
#7290 opened Jul 9, 2024 by fzi-hielscher • Draft
[utils] Add get-grpc.ps1 script
#7262 opened Jul 2, 2024 by mortbopet Loading…
4
[FIRRTL] Don't allow foreign types in wires or connects.
#7261 opened Jul 2, 2024 by darthscsi Loading…
33
[FIRRTL] Reject abstract resets on extmodule's.
#7248 opened Jun 27, 2024 by dtzSiFive • Draft
2
[DebugInfo][HGLDD] Consuming Tywaves annotations containing extra source language information from Chisel and improve HGLDD format
#7246 opened Jun 27, 2024 by rameloni • Draft
7
Update clang to 17.
#7196 opened Jun 17, 2024 by darthscsi Loading…
2
[Moore][Dedup] Dedup module op Moore
#7190 opened Jun 17, 2024 by mingzheTerapines • Draft
12
[FIRRTL] StrictModuleOp
#7166 opened Jun 12, 2024 by darthscsi Loading…
[FIRRTL] Enable StrictWire Conversion right before LowerToHW
#7151 opened Jun 10, 2024 by darthscsi Loading…
[FIRRTL] Strict Instance Operation
#7143 opened Jun 7, 2024 by darthscsi Loading…
[FIRRTL] Remove "Forceable" interface, simplify and cleanup FIRRTL Involving the `firrtl` dialect
#7138 opened Jun 5, 2024 by dtzSiFive • Draft
[FIRRTL] Document how flow and flip are removed from the firtool pipeline.
#7134 opened Jun 5, 2024 by darthscsi Loading…
[FIRRTL] Conversion pass to create strict wires
#7133 opened Jun 5, 2024 by darthscsi Loading…
[CombFolds] Relax block optimization barrier by pulling constants Comb Involving the `comb` dialect
#7124 opened Jun 4, 2024 by fzi-hielscher • Draft
4
[FIRRTL] Ops to operate on LHSType.
#7119 opened Jun 3, 2024 by darthscsi Loading…
[FIRRTL] Wires and Registers with read and write ports
#7118 opened Jun 3, 2024 by darthscsi Loading…
[Support] Print timestamp for logging
#7068 opened May 21, 2024 by uenoku Loading…
8
[HW][LTL][SV] Unify EventControl
#7037 opened May 15, 2024 by maerhart • Draft
[HW][FlattenIO] Flatten io arrays
#6996 opened May 7, 2024 by hovind • Draft
3
[Comb] Officialize support for zero-width integers
#6959 opened Apr 28, 2024 by Moxinilian Loading…
16
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.