Skip to content

Pull requests: llvm/circt

New pull request New
Clear current search query, filters, and sorts
149 Open 5,962 Closed
149 Open 5,962 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[Not-for-commit] Demonstrate Yosys integration
#7663 opened Oct 4, 2024 by uenoku • Draft
1 🚀 5
Add the BLIF dialect.
#8019 opened Dec 29, 2024 by darthscsi Loading…
11 🚀 2
[Seq] Add a pass to implement firreg randomization
#7606 opened Sep 18, 2024 by uenoku • Draft
🚀 2
[ImportVerilog] Bump slang
#7792 opened Nov 10, 2024 by hovind • Draft
1 of 5 tasks
27 🚀 1
[DebugInfo][HGLDD] Consuming Tywaves annotations containing extra source language information from Chisel and improve HGLDD format
#7246 opened Jun 27, 2024 by rameloni • Draft
7 🚀 1
[FIRRTL] Document how flow and flip are removed from the firtool pipeline.
#7134 opened Jun 5, 2024 by darthscsi Loading…
🚀 1
[FIRRTL] Super Strict Connect: Eliminate all other connects
#4773 opened Mar 6, 2023 by darthscsi • Draft
🚀 1
[GrandCentral] Represent GrandCentral interfaces as a special FIRRTL Module
#4741 opened Feb 28, 2023 by prithayan • Draft
12 🚀 1
Initial debugging support for circt
#2581 opened Feb 4, 2022 by Kuree • Draft
7 🚀 1
[FIRRTL] Emit binds alongside the modules and interfaces they bind in
#3435 opened Jun 29, 2022 by mikeurbach • Draft
7
[SV] Implement support for a bit-swapping idiom
#3441 opened Jun 29, 2022 by Schottkyc137 • Draft
4
Implement left-streaming pack operator
#3469 opened Jul 3, 2022 by Schottkyc137 Loading…
10
[FIRRTL] Subword assignment support via rewriting to read-modify-write
#3658 opened Aug 3, 2022 by zyedidia Loading…
55
[ExportVerilog] Fix Mul/Add Width Lint Errors
#2825 opened Mar 31, 2022 by seldridge • Draft
[CHALK] Initial commit of new circt dialect, CHALK, for 2D VLSI Layout Data
#2803 opened Mar 24, 2022 by pbonh • Draft
3 of 5 tasks
17
[RFC] [NFC] [FIRRTL] Add a concept of Usages to Grand Central Views
#3320 opened Jun 10, 2022 by mwachs5 Loading…
1
[FIRRTL][LowerAnnotations] GrandCentral Datataps add file info location
#4061 opened Oct 5, 2022 by prithayan Loading…
5
Enable CapnProto on windows
#4064 opened Oct 6, 2022 by mortbopet • Draft
4
[LowerLayers][FIRRTL] Add the ability to sink ops by cloning
#8308 opened Mar 7, 2025 by rwy7 • Draft
[IMCP] Only support strict connects
#2627 opened Feb 14, 2022 by darthscsi • Draft
1
[SV][MemSimImpl] Use RANDOMIZE_GARBAGE_ASSIGN for out-of-bounds
#4516 opened Jan 7, 2023 by prithayan • Draft
19
[Scheduling] Add Presburger Simplex scheduler enhancement New feature or request Scheduling
#4517 opened Jan 7, 2023 by Groverkss Loading…
15
[FIRRTL] Indeterminate value analysis
#4533 opened Jan 11, 2023 by darthscsi Loading…
1
[GAA][RFC] Implementing the Guarded Atomic Action MLIR
#2469 opened Jan 17, 2022 by sequencer • Draft
9
[CI] Run pycde tests gated on changes to related files
#4056 opened Oct 5, 2022 by mortbopet • Draft
7
ProTip! Type g i on any issue or pull request to go back to the issue listing page.