Skip to content
/ logic Public

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

License

Apache-2.0 license
275 stars 60 forks Branches Tags Activity
Star
Notifications You must be signed in to change notification settings

tymonx/logic

Error
Looks like something went wrong!

About

CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.

Topics

cmake asic fpga cpp verification rtl verilog xilinx vivado systemverilog systemc unit-tests hdl modelsim uvm verilator quartus testing-rtl

Resources

Readme

License

Apache-2.0 license
Activity

Stars

275 stars

Watchers

31 watching

Forks

60 forks
Report repository

Releases

No releases published

Packages

No packages published

Languages