PhD Student in Formal Hardware Verification for Security. I also like to write very short and obfuscated Python programs for fun.
-
RPTU Kaiserslautern-Landau
- https://code.golf/golfers/Seek64
Pinned Loading
-
RPTU-EIS/Security-Conscious-Hardware
RPTU-EIS/Security-Conscious-Hardware PublicCollection of experiments on data-oblivious hardware designs that dynamically adjust their latency
-
Binary-GCD-Verilog
Binary-GCD-Verilog PublicThis is a hardware module written in Verilog that computes the greatest common divisor (GCD) of two integer numbers.
SystemVerilog
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.