Skip to content
View JochiSt's full-sized avatar
  • RWTH Aachen University
  • Aachen, Germany
  • 14:25 - 1h ahead

Block or report JochiSt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

High Granularity Quantization v2

Python 1 1 Updated Mar 19, 2025

Lonworks protocol linux implementation. Note: I originally did this in 2000-2001 Just publishing it, but not really proud of the cleanliness of the code.

C 17 7 Updated Aug 20, 2009
Python 189 11 Updated Mar 21, 2025

Unofficial docker image for the Photon Geocoder

Shell 58 2 Updated Mar 22, 2025

A flexible framework for analyzing and transforming FPGA netlists. Official repository.

Python 94 22 Updated Feb 12, 2025

TangPrimer-20K-example project

F# 193 35 Updated Oct 17, 2024

Modbus RTU for Cortex-M (STM32 series: STM32F103, STM32F3xx)

C 152 53 Updated Dec 17, 2022

conversion pico-iice pmod-ethernet

VHDL 1 Updated Mar 23, 2025
Python 2 Updated Mar 25, 2025
Python 2 2 Updated Mar 5, 2025

The Belfry OpenScad Library, v2.0. An OpenSCAD library of shapes, masks, and manipulators to make working with OpenSCAD easier. BETA

OpenSCAD 1,340 141 Updated Mar 26, 2025

Open Logic FPGA Standard Library

VHDL 552 60 Updated Mar 27, 2025

Realtime data acquisition and controls ecosystem, including hardware, firmware, and software.

Rust 12 Updated Mar 24, 2025

ARP Ping

C 415 65 Updated Mar 9, 2025

Find value in the E-series (E6, E12, E24, etc) used for electronic components values.

Python 19 2 Updated Jan 2, 2024

An open FPGA-based logic analyzer for long-term jitter monitoring

Verilog 3 Updated Jan 30, 2021

Self-hostable alternative to Google Location History (Google Maps Timeline)

Ruby 4,347 117 Updated Mar 24, 2025

Python SDR Spectrum Analyzer and Signal Processor in text mode

Python 83 8 Updated Feb 23, 2025

Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek security and privacy, nothing is private in our codebase. Our d…

VHDL 73 Updated Mar 26, 2025

Small footprint and configurable SPI core

Python 41 23 Updated Jan 7, 2025
Python 26 1 Updated Dec 18, 2024

Universal utility for programming FPGA

C++ 1,289 282 Updated Mar 26, 2025

High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs

Python 26 5 Updated Mar 26, 2025

ThunderScope GitHub Repo

ANTLR 1,034 216 Updated Mar 27, 2025

Ethernet interface modules for Cocotb

Python 60 20 Updated Nov 7, 2023

A quick script to allow for a command-line call to enable/disable individual ports on a Netgear GS308E 8-port gigabit switch. Could probably be easily modified to work with other models of switch. …

Python 1 Updated Sep 14, 2020

List system USB buses and devices. A modern cross-platform lsusb that attempts to maintain compatibility with, but also add new features

Rust 828 16 Updated Mar 25, 2025

A community-supported supercharged version of paperless: scan, index and archive all your physical documents

Python 26,012 1,510 Updated Mar 27, 2025

Open-source software-defined EDA

Python 29 2 Updated Dec 10, 2024
Next
Showing results