Skip to content
View tejdabhankar's full-sized avatar

Block or report tejdabhankar

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. 1_wire Public

    Functional Implementaiton of 1 wire

    Verilog 2

  2. WS2812 Public

    Verilog 2

  3. WS2812_Custom Public

    Verilog 1

  4. UART_Implementation Public

    Verilog 2

  5. amba_apb Public

    This repository has the rtl design of amba apb on verilog.

    Verilog 2 1