Search results

RR Edge ID Verification

lang-cppC/C++ codeC/C++ code

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3164

#3164 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on Jun 24, 2025

Add tileable RR Graph

docsDocumentationDocumentation

lang-cppC/C++ codeC/C++ code

libarchfpgaLibrary for handling FPGA Architecture descriptionsLibrary for handling FPGA Architecture descriptions

libvtrutil

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3134

#3134 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on Jun 11, 2025

[Place] Centriod Initial Placement

lang-cppC/C++ codeC/C++ code

libarchfpgaLibrary for handling FPGA Architecture descriptionsLibrary for handling FPGA Architecture descriptions

VPRVPR FPGA Placement & Routing ToolVPR FPGA Placement & Routing Tool

Status: Open (in progress).

verilog-to-routing/vtr-verilog-to-routingnumber 3018

#3018 In verilog-to-routing/vtr-verilog-to-routing;

· amin1377 opened on May 1, 2025