Skip to content

Pull requests: verilog-to-routing/vtr-verilog-to-routing

New pull request New
Clear current search query, filters, and sorts
55 Open 1,998 Closed
55 Open 1,998 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

WIP: Implement inout support into ODIN II lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-shell Shell scripts (bash etc.) Odin Odin II Logic Synthesis Tool: Unsorted item scripts Utility & Infrastructure scripts tests
#1292 opened May 1, 2020 by djns99 Loading…
2 of 6 tasks
VPR: interchange: add initial support for the interchange netlist frontend build Build system external_libs infra Project Infrastructure lang-make CMake/Make code libarchfpga Library for handling FPGA Architecture descriptions libvtrutil VPR VPR FPGA Placement & Routing Tool
#1894 opened Oct 25, 2021 by acomodi Loading…
3 of 7 tasks
WIP RRGraphView node_is_wire() Implementation VPR VPR FPGA Placement & Routing Tool
#2011 opened Apr 14, 2022 by ethanroj23 Loading…
2 of 7 tasks
XDC placement constraints support for interchange build Build system external_libs infra Project Infrastructure lang-make CMake/Make code lang-shell Shell scripts (bash etc.) libarchfpga Library for handling FPGA Architecture descriptions libvtrutil scripts Utility & Infrastructure scripts VPR VPR FPGA Placement & Routing Tool
#2021 opened May 5, 2022 by kboronski-ant Loading…
2 of 7 tasks
[WIP] Tileable Routing Resource Graph Builder build Build system docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-make CMake/Make code lang-netlist lang-python Python code lang-shell Shell scripts (bash etc.) libarchfpga Library for handling FPGA Architecture descriptions liblog libpugiutil libvtrutil Odin Odin II Logic Synthesis Tool: Unsorted item Parmys scripts Utility & Infrastructure scripts VPR VPR FPGA Placement & Routing Tool
#2135 opened Aug 16, 2022 by tangxifan Loading…
7 of 19 tasks
add top module and search path for parmys
#2365 opened Aug 10, 2023 by huoshenlaile Loading…
4 of 7 tasks
Added the option to load external clustering attraction data VPR VPR FPGA Placement & Routing Tool
#2376 opened Aug 26, 2023 by Louis-He Loading…
4 tasks
Openfpga VPR VPR FPGA Placement & Routing Tool
#2382 opened Aug 31, 2023 by behnam-rs Loading…
2 of 7 tasks
Adding Number of Logic levels and number of timing graph levels to ti… external_libs VPR VPR FPGA Placement & Routing Tool
#2383 opened Aug 31, 2023 by behnam-rs Loading…
2 of 7 tasks
needs to be updated based on mods to placer lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#2706 opened Aug 27, 2024 by KA7E • Draft
7 tasks
Bump libs/EXTERNAL/sockpp from 599f750 to cff72d0 dependencies Pull requests that update a dependency file external_libs submodules Pull requests that update Submodules code
#2957 opened Apr 1, 2025 by dependabot bot Loading…
[WIP] Congestion modeling in placement stage lang-cpp C/C++ code libvtrutil VPR VPR FPGA Placement & Routing Tool
#3010 opened Apr 29, 2025 by soheilshahrouz Loading…
Logan Lavigne: WIP PR to compare yosys-upgrade testing tests
#3089 opened May 27, 2025 by loglav03 • Draft
7 tasks
[WIP] System Verilog Testing #3 external_libs infra Project Infrastructure lang-make CMake/Make code lang-python Python code
#3114 opened Jun 5, 2025 by loglav03 • Draft
7 tasks
[WIP] Converting Yosys to Submodule build Build system external_libs lang-cpp C/C++ code lang-hdl Hardware Description Language (Verilog/VHDL) lang-make CMake/Make code lang-perl Perl code lang-python Python code lang-shell Shell scripts (bash etc.) Parmys
#3156 opened Jun 20, 2025 by loglav03 • Draft
7 tasks
Flat Routing Visualization build Build system docs Documentation infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code lang-python Python code libvtrutil VPR VPR FPGA Placement & Routing Tool
#3159 opened Jun 22, 2025 by SamuelHo10 Loading…
[AP][DP] Added Option to Scale Init T in Annealer docs Documentation lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#3160 opened Jun 22, 2025 by AlexandreSinger Loading…
[WIP] Remove excess rr_graph_warnings VPR VPR FPGA Placement & Routing Tool
#1708 opened Apr 15, 2021 by sfkhalid Loading…
1
WIP: Edge switch subsets VPR VPR FPGA Placement & Routing Tool
#1990 opened Mar 4, 2022 by ethanroj23 Loading…
1
[WIP] Librrgraph unit test
#2150 opened Sep 1, 2022 by oscarcheng105 Loading…
7 tasks
1
Update Dockerfile infra Project Infrastructure
#2196 opened Nov 9, 2022 by KevinLi2596 Loading…
7 tasks
1
WIP: Subtraction Fix in ODIN lang-cpp C/C++ code Odin Odin II Logic Synthesis Tool: Unsorted item Parmys
#2307 opened May 8, 2023 by navidjafarof Loading…
1 of 7 tasks
1
Partition based packer VPR VPR FPGA Placement & Routing Tool
#2385 opened Aug 31, 2023 by behnam-rs Loading…
2 of 7 tasks
1
Merge master to openfpga feature branch build Build system docs Documentation external_libs infra Project Infrastructure lang-cpp C/C++ code lang-make CMake/Make code libarchfpga Library for handling FPGA Architecture descriptions libvtrutil VPR VPR FPGA Placement & Routing Tool
#2572 opened May 30, 2024 by Tulong4Dev Loading…
1
if stopping after packing skip unnecessary placement setup lang-cpp C/C++ code VPR VPR FPGA Placement & Routing Tool
#2680 opened Aug 8, 2024 by KA7E Loading…
7 tasks
4
ProTip! Updated in the last three days: updated:>2025-06-19.