Skip to content

A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs

License

Notifications You must be signed in to change notification settings

ollycassidy13/ReducedLUT

Error
Looks like something went wrong!

About

A tool for compression of lookup tables and generation of their hardware files in Verilog for RTL designs

Topics

Resources

License

Stars

Watchers

Forks

Packages

No packages published

Languages