Skip to content

Pull requests: enjoy-digital/litex

New pull request New
79 Open 1,322 Closed
79 Open 1,322 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

software: litesdcard: remove limitations for clk divider
#2276 opened Jul 2, 2025 by maass-hamburg Loading…
1
software: litesdcard: add support for changing phy modes
#2275 opened Jul 2, 2025 by maass-hamburg Loading…
litex/build/xilinx : Add Device Image (pdi) generation support to Vivado builds
#2272 opened Jul 1, 2025 by TomParkerRocks Loading…
csr: fix and support ordering
#2270 opened Jun 27, 2025 by maass-hamburg Loading…
Add State Save and Load Functions for Verilator Simulation
#2261 opened Jun 16, 2025 by mohammadshahidzade Loading…
4
Add RISC-V CLIC and CLINT interrupt controller support
#2260 opened Jun 15, 2025 by disdi Loading…
Fix for wire/reg issue
#2255 opened Jun 9, 2025 by Ka-zam Loading…
2
soc/cores/cpu/zynq7000/core.py: added support for openXC7/yosys/nextPNR
#2243 opened May 13, 2025 by trabucayre Loading…
Add option to specify a custom list of components in the setup script
#2239 opened May 8, 2025 by MarekPikula Loading…
Add disting to pypi to release steps
#2219 opened Mar 28, 2025 by timkpaine • Draft
copy picolibc to build folder, as it gets modified while building
#2209 opened Mar 16, 2025 by TuxCoder Loading…
1
soc/integration: Add support for grouped regions
#2194 opened Mar 4, 2025 by cherrypiejam • Draft
Added preliminary support for riscv-steel processor.
#2190 opened Feb 20, 2025 by BMorgan1296 • Draft
3
soc.py: ethernet: use phy_cd name from phy
#2163 opened Jan 16, 2025 by maass-hamburg Loading…
2
soc/interconnect/wishbone: Add Wishbone CDC
#2158 opened Jan 13, 2025 by david-sawatzke Loading…
2
Add (optional) clock parameter when instantiating xgmii module
#2154 opened Jan 7, 2025 by david-sawatzke Loading…
replace /mnt/c/ to C:/ for WSL and detecting letter drive
#2151 opened Dec 28, 2024 by davtur19 Loading…
1
Fix split command compatibility in OpenOCD for updated Tcl interpreter behavior
#2150 opened Dec 28, 2024 by eastWillow Loading…
tests: Improve GitHub CI action
#2144 opened Dec 18, 2024 by FlyGoat Loading…
6
Add "--depth" and "-b" arguments for git clone command
#2116 opened Nov 6, 2024 by John-Tito Loading…
bios: add flash_transfer_cmd
#2106 opened Oct 26, 2024 by cklarhorst Loading…
build: efinix: allow clk inverting and different in clk on reg tristates
#2087 opened Oct 1, 2024 by maass-hamburg Loading…
2
build: io.py: DDRTristate: check oe2
#2074 opened Sep 18, 2024 by maass-hamburg • Draft
BIOS: Add BOOTP support
#2070 opened Sep 12, 2024 by m-byte Loading…
4
Mode based bus crossbar
#2047 opened Aug 23, 2024 by jdavidberger Loading…
ProTip! Find all pull requests that aren't related to any open issues with -linked:issue.