Skip to content

Pull requests: llvm/circt

New pull request New
160 Open 6,169 Closed
160 Open 6,169 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Assigned to nobody Loading
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[circt-verilog] Add updated LLHD passes to the pipeline ImportVerilog
#8579 opened Jun 18, 2025 by fabianschuiki Loading…
3
[FIRRTL] Improve canonicalization patterns for variadic cat and reduction operations
#8578 opened Jun 18, 2025 by uenoku Loading…
[MooreToCore] Lower exponentiation to math.ipowi (PowSOpConversion)
#8574 opened Jun 17, 2025 by liamslj13 Loading…
5
[ImportVerilog][CAPI] Add interfaces to allow external use
#8563 opened Jun 13, 2025 by SpriteOvO • Draft
3
[firld] Add firld to link FIRRTL circuits
#8561 opened Jun 13, 2025 by unlsycn Loading…
2
[ImportVerilog] Add support for concurrent assertions
#8559 opened Jun 11, 2025 by towoe • Draft
33
[FIRRTL] Make CatPrimOp variadic
#8557 opened Jun 11, 2025 by uenoku Loading…
7
[ESI] Extend instead of override CMAKE_CXX_FLAGS
#8551 opened Jun 10, 2025 by mortbopet Loading…
6
[hw] Add hw.donttouch operation
#8547 opened Jun 9, 2025 by seldridge Loading…
13
[ImportVerilog] Support packed structs in inside operator
#8545 opened Jun 8, 2025 by AnnuCode Loading…
1
7
Add vectorization pass for Moore dialect
#8543 opened Jun 6, 2025 by mafeguimaraes Loading…
19
[CMake] Allow Python discovery from virtual environment
#8520 opened May 30, 2025 by hamidelmaazouz Loading…
5
[SharedResourcesProblem] [Simplex Scheduler] Simplex scheduler deals with multiple resource constraints
#8480 opened May 13, 2025 by jiahanxie353 Loading…
3
[SCFToCalyx] Modify top-level function in place and propagate external memory allocations
#8446 opened Apr 25, 2025 by jiahanxie353 Loading…
[ci] Bump CI images
#8445 opened Apr 25, 2025 by seldridge Loading…
3
[ImportVerilog] Convert the unpacked array to a simple bit vector
#8392 opened Apr 4, 2025 by AnnuCode Loading…
2
When replacing a register with its reset value, attempt width coercion FIRRTL Involving the `firrtl` dialect
#8379 opened Apr 1, 2025 by rwy7 Loading…
[ImportVerilog]add support for String literal operations
#8309 opened Mar 10, 2025 by ChenXo0 • Draft
2
Add a few mux-of-const and reg-of-and/or canonicalizers. FIRRTL Involving the `firrtl` dialect
#8307 opened Mar 7, 2025 by rwy7 Loading…
17
[circt-verilog-lsp] Add hover support
#8304 opened Mar 6, 2025 by uenoku Loading…
3
[circt-verilog-lsp] Add inlay hints support for Verilog LSP server
#8303 opened Mar 6, 2025 by uenoku Loading…
3
[Firtool] Move from lib to lib/Tools, NFC
#8291 opened Mar 3, 2025 by uenoku Loading…
[circt-verilog-lsp][vscode] Add initial VS Code extension configuration for CIRCT Verilog LSP
#8281 opened Feb 27, 2025 by uenoku Loading…
1
[circt-verilog-lsp] Add definition and reference providers
#8280 opened Feb 27, 2025 by uenoku Loading…
4
[ImportVerilog] add unpacked array concatenation Moore
#8270 opened Feb 24, 2025 by chenbo-again Loading…
1
10
ProTip! Type g i on any issue or pull request to go back to the issue listing page.