-
Notifications
You must be signed in to change notification settings - Fork 774
Issues: OpenXiangShan/XiangShan
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
XiangShan performance counter shows an abnormal proportion of ITLBMissBubble
bug
Confirmed bugs
#4798
opened Jun 10, 2025 by
BaoBao-zhu
5 tasks done
The PMC counting register is inaccurate
question
Question requiring answer
#4794
opened Jun 9, 2025 by
WeiShen1011
5 tasks done
Regarding the clock frequency for simulation
question
Question requiring answer
#4787
opened Jun 6, 2025 by
Liujiaqi-jlu
5 tasks done
Regarding the Measurement of DDR Interface Execution Rate
question
Question requiring answer
#4778
opened Jun 4, 2025 by
Liujiaqi-jlu
5 tasks done
clock frequency
question
Question requiring answer
#4738
opened May 26, 2025 by
Liujiaqi-jlu
5 tasks done
How can I use Xiangshan-nanhu's emu to generate waveform files in FST format?
problem
Problem requiring help
#4734
opened May 26, 2025 by
BrainLyh
4 tasks done
There is a problem generating emu after modifying simtop-v
problem
Problem requiring help
#4695
opened May 16, 2025 by
Liujiaqi-jlu
4 tasks done
XiangShan didn’t exit simulation in my test case
bug report
Bugs to be confirmed
#4689
opened May 14, 2025 by
LuLuji04
5 tasks done
tdata2
CSR read returns unexpected value
question
#4687
opened May 13, 2025 by
LuLuji04
5 tasks done
Fails to raise Instruction Access Fault on invalid PC
bug report
Bugs to be confirmed
#4682
opened May 11, 2025 by
LuLuji04
5 tasks done
Mismatch in
mcause
for Unaligned amomin.d
Access Between XiangShan and Spike
#4667
opened May 7, 2025 by
LuLuji04
5 tasks done
Spike Triggers Instruction Access Fault, But XiangShan Does Not
bug report
Bugs to be confirmed
#4665
opened May 7, 2025 by
LuLuji04
5 tasks done
Mismatch in Bugs to be confirmed
mcause
Between XiangShan and Spike After lw
bug report
#4664
opened May 7, 2025 by
LuLuji04
5 tasks done
Cycle count for just the vector engine
question
Question requiring answer
#4654
opened Apr 30, 2025 by
rseac
5 tasks done
expand load and store instruction
question
Question requiring answer
#4630
opened Apr 25, 2025 by
mlabaf2
5 tasks done
The nanhu FPGA Prototype phenomenon of FPGA on the board?
problem
Problem requiring help
#4609
opened Apr 22, 2025 by
zourenDevote
4 tasks done
Developing workloads on bare metal devices
question
Question requiring answer
#4607
opened Apr 22, 2025 by
Liujiaqi-jlu
5 tasks done
the data.txt may has invalid RISCV instr
problem
Problem requiring help
#4589
opened Apr 18, 2025 by
zourenDevote
4 tasks done
unimp
After Returning from ebreak
and Continuing Instructions Trigger Mismatch
#4576
opened Apr 16, 2025 by
LuLuji04
5 tasks done
Which branch should I use?
problem
Problem requiring help
#4556
opened Apr 14, 2025 by
NewPaulWalker
3 tasks done
Load/Hybrid Unit, Question requiring answer
full_fwd
signal redundant/misleading
question
#4544
opened Apr 11, 2025 by
plutsyk
5 tasks done
make verilog for FPGA report could not find file
problem
Problem requiring help
#4536
opened Apr 9, 2025 by
1024493603
3 tasks done
Previous Next
ProTip!
Adding no:label will show everything without a label.