-
Notifications
You must be signed in to change notification settings - Fork 138
Insights: llvm/clangir
Overview
-
- 8 Merged pull requests
- 5 Open pull requests
- 1 Closed issue
- 0 New issues
Could not load contribution data
Please try again later
8 Pull requests merged by 4 people
-
[CIR][NFC] Reverse the polarity of RecordType complete/incomplete
#1563 merged
Apr 15, 2025 -
[CIR] Rename
cir.struct
tocir.record
and associated changes#1559 merged
Apr 14, 2025 -
[CIR][ThroughMLIR] Templatize unary math op lowerings.
#1557 merged
Apr 11, 2025 -
[CIR][NFC] Simplify struct type name creation
#1556 merged
Apr 11, 2025 -
[CIR][CIRGen][Builtin][Neon] Lower vminvq_f32 and vminvq_f64
#1555 merged
Apr 11, 2025 -
[CIR] Fix test failure caused by rebase (NFC)
#1558 merged
Apr 11, 2025 -
[CIR][CIRGen][Builtin] Add several elementwise FP builtins
#1553 merged
Apr 9, 2025 -
[CIR][CIRGen][Builtin] Add skeleton for missing builtin entries. (NFC)
#1552 merged
Apr 9, 2025
5 Pull requests opened by 4 people
-
[CIR][CodeGen] Support for _mm_prefetch
#1560 opened
Apr 13, 2025 -
[CIR][ThroughMLIR] Lower TrapOp
#1561 opened
Apr 14, 2025 -
[CIR][ThroughMLIR] Add support for `almabench` and `fbench` from SingleSource test suite.
#1562 opened
Apr 14, 2025 -
[CIR] Treat cir.record class and struct types equivalently.
#1564 opened
Apr 14, 2025 -
[CIR][ThroughMLIR] Lower structs and GetMemberOp
#1565 opened
Apr 15, 2025
1 Issue closed by 1 person
-
Missing CIRGen for CXXDefaultArgExpr
#1181 closed
Apr 9, 2025
23 Unresolved conversations
Sometimes conversations happen on old items that aren’t yet closed. Here is a list of all the Issues and Pull Requests with unresolved conversations.
-
[ClangIR] Add support for ParenExpr
#1548 commented on
Apr 9, 2025 • 1 new comment -
[CIR][CIRGen][LowerToLLVM] Emit LLVM lifetime intrinsics
#1554 commented on
Apr 14, 2025 • 0 new comments -
[CIR][CUDA] Emit address space casts on lowering
#1518 commented on
Apr 9, 2025 • 0 new comments -
[CIR][WIP] Add ABI lowering pass
#1471 commented on
Apr 9, 2025 • 0 new comments -
[CIR] Add 'core-flat' as an option value for '-emit-mlir='
#1466 commented on
Apr 9, 2025 • 0 new comments -
[CIR] Add default alignment to createStore
#1433 commented on
Apr 9, 2025 • 0 new comments -
[WIP][CIR][CIRGen][TBAA] Add support for -new-struct-path-tbaa
#1403 commented on
Apr 9, 2025 • 0 new comments -
[CIR][HIP|CUDA] Mirrors CUDARuntime skeleton of OG
#1380 commented on
Apr 9, 2025 • 0 new comments -
WIP on some CIR → MLIR experiment
#1334 commented on
Apr 9, 2025 • 0 new comments -
Support standalone builds (work-in-progress)
#1245 commented on
Apr 9, 2025 • 0 new comments -
wip -- emitFunctionProlog
#1229 commented on
Apr 9, 2025 • 0 new comments -
[CIR][NFC] Move LoweringPrepare into CIRGen
#1223 commented on
Apr 9, 2025 • 0 new comments -
[CIR][LowerToLLVM] Lowered LLVM code for pointer arithmetic should have inbounds
#1191 commented on
Apr 9, 2025 • 0 new comments -
[CIR] Add inline interface to CIR dialect
#1164 commented on
Apr 9, 2025 • 0 new comments -
[cir] [Lowering] Handle VaArg
#1088 commented on
Apr 9, 2025 • 0 new comments -
[CIR][CIRGen][TBAA] Add support for TBAA
#1076 commented on
Apr 9, 2025 • 0 new comments -
[CIR][ThroughMLIR] Support lowering SwitchOp without fallthrough to scf
#986 commented on
Apr 9, 2025 • 0 new comments -
[CIR] Check `CLANG_ENABLE_CIR` is actually enabled when using CIR
#888 commented on
Apr 9, 2025 • 0 new comments -
[CIR][CIRGen] Add support for global named registers
#741 commented on
Apr 9, 2025 • 0 new comments -
[CIR]Use unique ID to distinguish same name structure.
#740 commented on
Apr 9, 2025 • 0 new comments -
[CIR][OpenMP] Implementation of critical directive
#675 commented on
Apr 9, 2025 • 0 new comments -
[CIR][OpenMP] Master directive
#660 commented on
Apr 9, 2025 • 0 new comments -
Improper handling of strings explicitly ending with null
#1538 commented on
Apr 11, 2025 • 0 new comments