Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Simulation of ofdm Tx in FPGA #104

Open
hyanki opened this issue Feb 24, 2024 · 0 comments
Open

Simulation of ofdm Tx in FPGA #104

hyanki opened this issue Feb 24, 2024 · 0 comments

Comments

@hyanki
Copy link

hyanki commented Feb 24, 2024 •
edited

Hi
I am simulation the openwifi fpga code in vivado
and need little info about data structure of test vector
Stored in tx-intrf.mem file and other two file also.
How these stored data is feeded to 64 bit interface of top tx module? I mean 64 bit interface of bram_din port?
Regards
J S Hyanki
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@hyanki