A coocbook of HDL (primarily Verilog) modules
-
Updated
Apr 24, 2017 - Verilog
A coocbook of HDL (primarily Verilog) modules
Digital Systems Laboratory UIUC FA 2016
FPGA and CPLD programming, tutorials and information I figure out.
Controle de motor DC + Sensores fim de curso implementado em VHDL para o kit DE0-CV utilizado na matéria de Elementos de sistemas do 3 semestre de Engenharia da computação do Insper.
Simple test for interfacing FPGA and SoC on a de10 nano board
"Repository backend Go Presencee-BE, CI/CD AWS, struktur clean architecture."
Pin file in .qsf format for Altera DE1 FPGA
EV21 RISC Processor Design
ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)
Add a description, image, and links to the altera topic page so that developers can more easily learn about it.
To associate your repository with the altera topic, visit your repo's landing page and select "manage topics."