Must-have verilog systemverilog modules
-
Updated
May 28, 2024 - Verilog
Must-have verilog systemverilog modules
An abstraction library for interfacing EDA tools
IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany
DE1SOC DE10-NANO DE10-Standard OpenCL hardware that support VGA and desktop. And Some applications such as usb camera YUYV to RGB , Sobel and so on.
Docs, design, firmware, and software for the Haasoscope
usb-jtag - Altera USB Blaster Emulation with a FX2
DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow video controller with alpha-blended layers. Docs & TBs included.
All open source file and project for OpenFPGAduino project
Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source language - VHDL / Verilog). GNU GPL 3.0.
Expiremental Speech Recognition System using VHDL & MATLAB.
Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).
24-bit Stereo Audio DAC for Raspberry Pi
Altera JTAG UART wrapper for Bluespec
🏧 Second life for FPGA boards which can be repurposed to DYI/Hobby projects ...............................................................................................
Spectrum analyzer system using a 512-point FFT, in a Cyclone IV FPGA. Reads i2s audio from the codec and then does all FFT/VGA functions. Nios just reads the FFT result and draws the display bars. VGA frame buffer on-chip. VGA signals generated on-chip. See the included video files to watch it in action.
Add a description, image, and links to the altera topic page so that developers can more easily learn about it.
To associate your repository with the altera topic, visit your repo's landing page and select "manage topics."