spinalhdl
Here are 34 public repositories matching this topic...
[HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning
-
Updated
May 3, 2024 - Scala
An attempt to generate Verilog with parameters using SpinalHDL.
-
Updated
Jan 13, 2024 - Scala
A 32-bit CPU being developed in SpinalHDL
-
Updated
Jan 6, 2024 - Scala
High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
-
Updated
Aug 29, 2023 - Scala
A basic SpinalHDL project, configured with Gradle instead of SBT
-
Updated
Jul 5, 2023 - Scala
Translated SpinalHDL-Doc(v1.7.2) into Chinese
-
Updated
Jun 11, 2023 - HTML
Programming a Colorlight 5A-75E board (ECP5 FPGA) with FT232RL (via JTAG) using VHDL/Verilog/SpinalHDL and open source tools.
-
Updated
Jan 12, 2023 - Makefile
Improve this page
Add a description, image, and links to the spinalhdl topic page so that developers can more easily learn about it.
Add this topic to your repo
To associate your repository with the spinalhdl topic, visit your repo's landing page and select "manage topics."