Here are
20 public repositories
matching this topic...
example of using iio to stream data from AD9361 with a coax cable loopback
Software drivers for systems without OS
PL Layer Controls for the AD9361 RF Front End
AD9361 FM Radio Verilog LVDS
REDHAWK FrontEnd Interface for the transceivers AD9361, AD9364, AD9363
AD9361 FM Radio Verilog CMOS
Over-engineered SDR development board
A project demonstrate how to config ad9361 to TX mode
A project demonstrate how to config ad9361 to TX mode and how to transmit GMSK
📡 Using Software Designed Radio to transmit OFDM 16QAM signals at 5 GHz
Updated
Apr 7, 2018
MATLAB
A project demonstrate how to config ad9361 to TX mode and how to transmit MSK
Updated
May 18, 2019
Verilog
📡 Using Software Designed Radio to transmit LTE downlink signals at 2.4 GHz
Updated
Jul 3, 2019
MATLAB
📻 Using Software Designed Radio to transmit & receive FM signal
Updated
Apr 2, 2018
MATLAB
📡 Using Software Designed Radio to transmit MIMO-OFDM QPSK signals at 5 GHz
Updated
Apr 2, 2018
MATLAB
MATLAB-based FIR filter design
Updated
May 2, 2024
MATLAB
IIO AD9361 library for filter design and handling, multi-chip sync, etc.
📡 Using Software Designed Radio to transmit OFDM QPSK signals at 5 GHz
Updated
Apr 7, 2018
MATLAB
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: FPGA, hardware
Updated
Dec 6, 2023
Verilog
open-source IEEE 802.11 WiFi baseband FPGA (chip) design: driver, software
Improve this page
Add a description, image, and links to the
ad9361
topic page so that developers can more easily learn about it.
Curate this topic
Add this topic to your repo
To associate your repository with the
ad9361
topic, visit your repo's landing page and select "manage topics."
Learn more
You can’t perform that action at this time.