Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Tuxclocker does nothing on my RX Vega #90

Open
mauvray opened this issue Feb 26, 2024 · 8 comments
Open

Tuxclocker does nothing on my RX Vega #90

mauvray opened this issue Feb 26, 2024 · 8 comments

Comments

@mauvray
Copy link

mauvray commented Feb 26, 2024

On a fresh arch install, with the proper config, tuxclocker does not change anything for my GPU, whether it'd be power limit or pstates contrary to LACT. I don't see any error either in journalctl.

@Lurkki14
Copy link
Owner

What steps exactly lead to this "not working" state? Have you pressed 'Apply changes'?

@mauvray
Copy link
Author

mauvray commented Feb 26, 2024

Yes, when I click on 'Apply changes', I get the small green highlight, but if I look from sysfs, rocm-smi or lact, nothing changes.

@Lurkki14
Copy link
Owner

Does cat /sys/class/drm/card*/device/hwmon/hwmon*/power1_cap look different after changing power limit in tuxclocker?

And what about cat /sys/class/drm/card*/device/pp_od_clk_voltage with the pstates?

@mauvray
Copy link
Author

mauvray commented Feb 29, 2024

Nothing changes, neither for /sys/class/drm/card1/device/hwmon/hwmon1/power1_cap nor /sys/class/drm/card1/device/pp_od_clk_voltage

@Lurkki14
Copy link
Owner

And what do those files look like normally?

@mauvray
Copy link
Author

mauvray commented Feb 29, 2024

Those contain values that I can set by hand without tuxclocker or with lact.

@Lurkki14
Copy link
Owner

By that I mean, can you post the contents of the files here

@mauvray
Copy link
Author

mauvray commented Feb 29, 2024

cat /sys/class/drm/card1/device/hwmon/hwmon1/power1_cap

221000000

cat /sys/class/drm/card1/device/pp_od_clk_voltage

OD_SCLK:
0:        852Mhz        800mV
1:        991Mhz        900mV
2:       1138Mhz        950mV
3:       1269Mhz       1000mV
4:       1312Mhz       1050mV
5:       1474Mhz       1100mV
6:       1569Mhz       1100mV
7:       1622Mhz       1100mV
OD_MCLK:
0:        167Mhz        800mV
1:        500Mhz        800mV
2:        700Mhz        900mV
3:        820Mhz        950mV
OD_RANGE:
SCLK:     852MHz       2400MHz
MCLK:     167MHz       1500MHz
VDDC:     800mV        1200mV

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants