Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

compile with rv64imafdc #1432

Open
MarkLai0317 opened this issue Sep 10, 2023 · 1 comment
Open

compile with rv64imafdc #1432

MarkLai0317 opened this issue Sep 10, 2023 · 1 comment

Comments

@MarkLai0317
Copy link

My risc-v device only support --march=rv64imafdc.
So the compilation of .S file in "/source/device/cpu/op/conv/risc-v/lp64dv" will fail because my device cannot support vector operation.

How to compile with only rv64imafdc support ?
@YJack0000
Copy link

I'm facing the same problem, but seems like Tengine can only support rv64gcvxthead becase v(vector) module seem important to the riscv support on this project.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@YJack0000 @MarkLai0317