/
fig_04b_block_076_registers.v
202 lines (179 loc) · 2.79 KB
/
fig_04b_block_076_registers.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
`timescale 1ns / 1ps
/*
*/
module fig_04b_block_076_registers(
input clk,
input [15:0] z,
input enable,
input enable_l,
input disable_l,
input enable_h,
input disable_h,
input cchld,
input pcen,
input loopen,
input reset,
input [3:0] zsel,
//input rn15,
output reg [15:0] r00,
output reg [15:0] r01,
output reg [15:0] r02,
output reg [15:0] r03,
output [15:0] r04,
output reg [15:0] r05,
output reg [15:0] r06,
output reg [15:0] r07,
output reg [15:0] r08,
output reg [15:0] r09,
output reg [15:0] r10,
output reg [15:0] r11,
output reg [15:0] r12,
output reg [15:0] r13,
output reg [15:0] r14,
output [15:0] r15 );
wire [15:0] zsel_one_hot;
reg [15:0] enable_one_hot;
one_hot_4_bit enable_generator (
.selector(zsel),
.one_hot_output(zsel_one_hot)
);
always @( * )
begin
enable_one_hot = zsel_one_hot & {16{enable}};
end
//Register 0
always @( posedge clk )
begin
if ( enable_one_hot[0] )
begin
r00 <= z;
end
end
//Register 1
always @( posedge clk )
begin
if ( enable_one_hot[1] )
begin
r01 <= z;
end
end
//Register 2
always @( posedge clk )
begin
if ( enable_one_hot[2] )
begin
r02 <= z;
end
end
//Register 3
always @( posedge clk )
begin
if ( enable_one_hot[3] )
begin
r03 <= z;
end
end
//Register 4
fig_17_register_04 fig_17_register_04 (
.clk(clk),
.enable(enable_one_hot[4]),
.enable_low(enable_l),
.enable_high(enable_h),
.disable_low(disable_l),
.disable_high(disable_h),
.incoming_data(z),
.stored_data(r04)
);
//Register 5
always @( posedge clk )
begin
if ( enable_one_hot[5] )
begin
r05 <= z;
end
end
//Register 6
always @( posedge clk )
begin
if ( enable_one_hot[6] )
begin
r06 <= z;
end
end
//Register 7
always @( posedge clk )
begin
if ( enable_one_hot[7] )
begin
r07 <= z;
end
end
//Register 8
always @( posedge clk )
begin
if ( enable_one_hot[8] )
begin
r08 <= z;
end
end
//Register 9
always @( posedge clk )
begin
if ( enable_one_hot[9] )
begin
r09 <= z;
end
end
//Register 10
always @( posedge clk )
begin
if ( enable_one_hot[10] )
begin
r10 <= z;
end
end
//Register 11
always @( posedge clk )
begin
if ( enable_one_hot[11] )
begin
r11 <= z;
end
end
//Register 12
always @( posedge clk )
begin
if ( enable_one_hot[12] )
begin
r12 <= z;
end
end
//Register 13
always @( posedge clk )
begin
if ( enable_one_hot[13] )
begin
r13 <= z;
end
end
//Register 14
always @( posedge clk )
begin
if ( enable_one_hot[14] )
begin
r14 <= z;
end
end
//Register 15
fig_17_register_15 fig_17_register_15 (
.clk(clk),
.cchld(cchld),
.pcen(pcen),
.loopen(loopen),
.reset(reset),
.enable(enable_one_hot[15]),
.rn(r13),
.incoming_data(z),
.pc(r15)
);
endmodule