/
ad9528.c
1763 lines (1428 loc) · 46.4 KB
/
ad9528.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/*
* AD9528 SPI Low Jitter Clock Generator
*
* Copyright 2014 Analog Devices Inc.
*
* Licensed under the GPL-2.
*/
#include <linux/device.h>
#include <linux/kernel.h>
#include <linux/slab.h>
#include <linux/sysfs.h>
#include <linux/spi/spi.h>
#include <linux/regulator/consumer.h>
#include <linux/gcd.h>
#include <linux/gpio/consumer.h>
#include <linux/err.h>
#include <linux/module.h>
#include <linux/delay.h>
#include <linux/of.h>
#include <linux/rational.h>
#include <linux/clk.h>
#include <linux/clkdev.h>
#include <linux/clk-provider.h>
#include <linux/iio/iio.h>
#include <linux/iio/sysfs.h>
#include <linux/iio/frequency/ad9528.h>
#include <linux/jesd204/jesd204.h>
#include <dt-bindings/iio/frequency/ad9528.h>
#define AD9528_READ (1 << 15)
#define AD9528_WRITE (0 << 15)
#define AD9528_CNT(x) (((x) - 1) << 13)
#define AD9528_ADDR(x) ((x) & 0xFFF)
#define AD9528_1B(x) ((1 << 16) | ((x) + 0))
#define AD9528_2B(x) ((2 << 16) | ((x) + 1))
#define AD9528_3B(x) ((3 << 16) | ((x) + 2))
#define AD9528_4B(x) ((4 << 16) | ((x) + 3))
#define AD9528_TRANSF_LEN(x) ((x) >> 16)
#define AD9528_SERIAL_PORT_CONFIG AD9528_1B(0x0)
#define AD9528_SERIAL_PORT_CONFIG_B AD9528_1B(0x1)
#define AD9528_CHIP_ID AD9528_3B(0x3)
#define AD9528_CHIP_REVISION AD9528_1B(0x6)
#define AD9528_IO_UPDATE AD9528_1B(0xF)
#define AD9528_PLL1_REF_A_DIVIDER AD9528_2B(0x100)
#define AD9528_PLL1_REF_B_DIVIDER AD9528_2B(0x102)
#define AD9528_PLL1_FEEDBACK_DIVIDER AD9528_2B(0x104)
#define AD9528_PLL1_CHARGE_PUMP_CTRL AD9528_2B(0x106)
#define AD9528_PLL1_CTRL AD9528_3B(0x108)
#define AD9528_PLL2_CHARGE_PUMP AD9528_1B(0x200)
#define AD9528_PLL2_FEEDBACK_DIVIDER_AB AD9528_1B(0x201)
#define AD9528_PLL2_CTRL AD9528_1B(0x202)
#define AD9528_PLL2_VCO_CTRL AD9528_1B(0x203)
#define AD9528_PLL2_VCO_DIVIDER AD9528_1B(0x204)
#define AD9528_PLL2_LOOP_FILTER_CTRL AD9528_2B(0x205)
#define AD9528_PLL2_R1_DIVIDER AD9528_1B(0x207)
#define AD9528_PLL2_N2_DIVIDER AD9528_1B(0x208)
#define AD9528_CHANNEL_OUTPUT(ch) AD9528_3B(0x300 + 3 * ch)
#define AD9528_CHANNEL_SYNC AD9528_1B(0x32A)
#define AD9528_CHANNEL_SYNC_IGNORE AD9528_2B(0x32B)
#define AD9528_SYSREF_RESAMPLE_CTRL AD9528_2B(0x32D)
#define AD9528_SYSREF_K_DIVIDER AD9528_2B(0x400)
#define AD9528_SYSREF_CTRL AD9528_2B(0x402)
#define AD9528_PD_EN AD9528_1B(0x500)
#define AD9528_CHANNEL_PD_EN AD9528_2B(0x501)
#define AD9528_STAT_MON0 AD9528_1B(0x505)
#define AD9528_STAT_MON1 AD9528_1B(0x506)
#define AD9528_STAT_PIN_EN AD9528_1B(0x507)
#define AD9528_READBACK AD9528_2B(0x508)
/* AD9528_SERIAL_PORT_CONFIG */
#define AD9528_SER_CONF_SOFT_RESET (BIT(0) | BIT(7))
#define AD9528_SER_CONF_LSB_FIRST (BIT(1) | BIT(6))
#define AD9528_SER_CONF_ADDR_INCREMENT (BIT(2) | BIT(5))
#define AD9528_SER_CONF_SDO_ACTIVE (BIT(3) | BIT(4))
/* AD9528_SERIAL_PORT_CONFIG_B */
#define AD9528_SER_CONF_READ_BUFFERED BIT(5)
#define AD9528_SER_CONF_RESET_SANS_REGMAP BIT(2)
/* AD9528_IO_UPDATE */
#define AD9528_IO_UPDATE_EN BIT(0)
/* AD9528_PLL1_CHARGE_PUMP_CTRL */
#define AD9528_PLL1_CHARGE_PUMP_AUTO_TRISTATE_DIS BIT(12)
#define AD9528_PLL1_CHARGE_PUMP_MODE_NORMAL (3 << 8)
#define AD9528_PLL1_CHARGE_PUMP_MODE_PUMP_DOWN (2 << 8)
#define AD9528_PLL1_CHARGE_PUMP_MODE_PUMP_UP (1 << 8)
#define AD9528_PLL1_CHARGE_PUMP_MODE_TRISTATE (0 << 8)
#define AD9528_PLL1_CHARGE_PUMP_TRISTATE BIT(7)
#define AD9528_PLL1_CHARGE_PUMP_CURRENT_nA(x) (((x) / 500) & 0x7F)
/* AD9528_PLL1_CTRL */
#define AD9528_PLL1_OSC_CTRL_FAIL_VCC_BY2_EN BIT(19)
#define AD9528_PLL1_REF_MODE(x) ((x) << 16)
#define AD9528_PLL1_FEEDBACK_BYPASS_EN BIT(13)
#define AD9528_PLL1_REFB_BYPASS_EN BIT(12)
#define AD9528_PLL1_REFA_BYPASS_EN BIT(11)
#define AD9528_PLL1_SOURCE_VCXO BIT(10)
#define AD9528_PLL1_REFB_CMOS_NEG_INP_EN BIT(9)
#define AD9528_PLL1_REFA_CMOS_NEG_INP_EN BIT(8)
#define AD9528_PLL1_FREQ_DETECTOR_PD_EN BIT(7)
#define AD9528_PLL1_REFB_DIFF_RCV_EN BIT(6)
#define AD9528_PLL1_REFA_DIFF_RCV_EN BIT(5)
#define AD9528_PLL1_REFB_RCV_EN BIT(4)
#define AD9528_PLL1_REFA_RCV_EN BIT(3)
#define AD9528_PLL1_VCXO_RCV_PD_EN BIT(2)
#define AD9528_PLL1_OSC_IN_CMOS_NEG_INP_EN BIT(1)
#define AD9528_PLL1_OSC_IN_DIFF_EN BIT(0)
/* AD9528_PLL2_CHARGE_PUMP */
#define AD9528_PLL2_CHARGE_PUMP_CURRENT_nA(x) ((x) / 3500)
/* AD9528_PLL2_FEEDBACK_DIVIDER_AB */
#define AD9528_PLL2_FB_NDIV_A_CNT(x) (((x) & 0x3) << 6)
#define AD9528_PLL2_FB_NDIV_B_CNT(x) (((x) & 0x3F) << 0)
/* AD9528_PLL2_CTRL */
#define AD9528_PLL2_LOCK_DETECT_PWR_DOWN_EN BIT(7)
#define AD9528_PLL2_FREQ_DOUBLER_EN BIT(5)
#define AD9528_PLL2_CHARGE_PUMP_MODE_NORMAL (3 << 0)
#define AD9528_PLL2_CHARGE_PUMP_MODE_PUMP_DOWN (2 << 0)
#define AD9528_PLL2_CHARGE_PUMP_MODE_PUMP_UP (1 << 0)
#define AD9528_PLL2_CHARGE_PUMP_MODE_TRISTATE (0 << 0)
/* AD9528_PLL2_VCO_CTRL */
#define AD9528_PLL2_DOUBLER_R1_EN BIT(4)
#define AD9528_PLL2_FORCE_REFERENCE_VALID BIT(2)
#define AD9528_PLL2_FORCE_VCO_MIDSCALE BIT(1)
#define AD9528_PLL2_VCO_CALIBRATE BIT(0)
/* AD9528_PLL2_VCO_DIVIDER */
#define AD9528_PLL2_VCO_DIV_M1_PWR_DOWN_EN BIT(3)
#define AD9528_PLL2_VCO_DIV_M1(x) (((x) & 0x7) << 0)
/* AD9528_PLL2_LOOP_FILTER_CTRL */
#define AD9528_PLL2_LOOP_FILTER_RZERO_BYPASS_EN (1 << 8)
#define AD9528_PLL2_LOOP_FILTER_RPOLE2(x) (((x) & 0x3) << 6)
#define AD9528_PLL2_LOOP_FILTER_RZERO(x) (((x) & 0x7) << 3)
#define AD9528_PLL2_LOOP_FILTER_CPOLE1(x) (((x) & 0x7) << 0)
/* AD9528_PLL2_R1_DIVIDER */
#define AD9528_PLL2_R1_DIV(x) (((x) & 0x1F) << 0)
/* AD9528_PLL2_N2_DIVIDER */
#define AD9528_PLL2_N2_DIV(x) ((((x) - 1) & 0xFF) << 0)
/* AD9528_CHANNEL_OUTPUT */
#define AD9528_CLK_DIST_DIV(x) ((((x) - 1) & 0xFF) << 16)
#define AD9528_CLK_DIST_DIV_MASK (0xFF << 16)
#define AD9528_CLK_DIST_DIV_REV(x) ((((x) >> 16) & 0xFF) + 1)
#define AD9528_CLK_DIST_DRIVER_MODE(x) (((x) & 0x3) << 14)
#define AD9528_CLK_DIST_DRIVER_MODE_REV(x) (((x) >> 14) & 0x3)
#define AD9528_CLK_DIST_DIV_PHASE(x) (((x) & 0x3F) << 8)
#define AD9528_CLK_DIST_DIV_PHASE_MASK (0x3F << 8)
#define AD9528_CLK_DIST_DIV_PHASE_REV(x) (((x) >> 8) & 0x3F)
#define AD9528_CLK_DIST_CTRL(x) (((x) & 0x7) << 5)
#define AD9528_CLK_DIST_CTRL_MASK (0x7 << 5)
#define AD9528_CLK_DIST_CTRL_REV(x) (((x) >> 5) & 0x7)
#if 0
/* Leftovers */
#define AD9528_CLK_DIST_INV_DIV_OUTPUT_EN (1 << 7)
#endif
/* AD9528_CHANNEL_SYNC */
#define AD9528_CHANNEL_SYNC_SET BIT(0)
/* AD9528_CHANNEL_SYNC_IGNORE */
#define AD9528_CHANNEL_IGNORE_MASK(x) (((x) & 0x3FFF) << 0)
#define AD9528_CHANNEL_IGNORE_MASK_REV(x) (((x) >> 0) & 0x3FFF)
/* AD9528_SYSREF_K_DIVIDER */
#define AD9528_SYSREF_K_DIV(x) (((x) & 0xFFFF) << 0)
/* AD9528_SYSREF_CTRL */
#define AD9528_SYSREF_SOURCE(x) (((x) & 0x3) << 14)
#define AD9528_SYSREF_PATTERN_MODE(x) (((x) & 0x3) << 12)
#define AD9528_SYSREF_NSHOT_MODE(x) (((x) & 0x7) << 9)
#define AD9528_SYSREF_PATTERN_REQ BIT(8)
#define AD9528_SYSREF_REQUEST_BY_PIN BIT(7)
#define AD9528_SYSREF_PATTERN_TRIGGER_CTRL(x) (((x) & 0x3) << 5)
#define AD9528_SYSREF_RESAMPLER_CLK_SRC_PLL1 BIT(4)
#define AD9528_SYSREF_PATTERN_CLK_SRC_PLL1 BIT(3)
#define AD9528_SYSREF_TEST_MODE(x) (((x) & 0x3) << 1)
#define AD9528_SYSREF_RESET BIT(0)
/* AD9528_PD_EN */
#define AD9528_PD_BIAS BIT(4)
#define AD9528_PD_PLL2 BIT(3)
#define AD9528_PD_PLL1 BIT(2)
#define AD9528_PD_OUT_CLOCKS BIT(1)
#define AD9528_PD_CHIP BIT(0)
/* AD9528_CHANNEL_PD_EN */
#define AD9528_CHANNEL_PD_MASK(x) (((x) & 0x3FFF) << 0)
#define AD9528_CHANNEL_PD_MASK_REV(x) (((x) >> 0) & 0x3FFF)
/* AD9528_READBACK */
#define AD9528_IS_CALIBRATING BIT(8)
#define AD9528_PLL2_OK BIT(7)
#define AD9528_PLL1_OK BIT(6)
#define AD9528_VCXO_OK BIT(5)
#define AD9528_REFA_REFB_NOK BIT(4)
#define AD9528_REFB_OK BIT(3)
#define AD9528_REFA_OK BIT(2)
#define AD9528_PLL2_LOCKED BIT(1)
#define AD9528_PLL1_LOCKED BIT(0)
/* AD9528_STAT_PIN_EN */
#define AD9528_STAT0_PIN_EN BIT(2)
#define AD9528_STAT1_PIN_EN BIT(3)
#define AD9528_STAT0_DIV_EN BIT(1)
#define AD9528_STAT1_DIV_EN BIT(0)
#define AD9528_NUM_CHAN 14
#define AD9528_SPI_MAGIC 0x00FF05
/* Helpers to avoid excess line breaks */
#define AD_IFE(_pde, _a, _b) ((pdata->_pde) ? _a : _b)
#define AD_IF(_pde, _a) AD_IFE(_pde, _a, 0)
/* In kHz */
#define AD9528_VCO_FREQ_MIN 3450000
#define AD9528_VCO_FREQ_MAX 4025000
enum {
AD9528_STAT_PLL1_LD,
AD9528_STAT_PLL2_LD,
AD9528_STAT_REFA,
AD9528_STAT_REFB,
AD9528_STAT_REFAB_MISSING,
AD9528_STAT_VCXO,
AD9528_STAT_PLL1_FB_CLK,
AD9528_STAT_PLL2_FB_CLK,
AD9528_SYNC,
};
enum ad9528_output_source {
AD9528_VCO,
AD9528_VCXO,
AD9528_SYSREF,
AD9528_NUM_CLK_SRC,
};
struct ad9528_outputs {
struct clk_hw hw;
struct iio_dev *indio_dev;
unsigned num;
enum ad9528_output_source source;
bool is_enabled;
};
#define to_ad9528_clk_output(_hw) container_of(_hw, struct ad9528_outputs, hw)
struct ad9528_state {
struct spi_device *spi;
struct ad9528_platform_data *pdata;
struct ad9528_outputs output[AD9528_NUM_CHAN];
struct iio_chan_spec ad9528_channels[AD9528_NUM_CHAN];
struct clk_onecell_data clk_data;
struct clk *clks[AD9528_NUM_CHAN];
struct gpio_desc *reset_gpio;
struct gpio_desc *sysref_req_gpio;
struct jesd204_dev *jdev;
u32 jdev_lmfc_lemc_rate;
u32 jdev_lmfc_lemc_gcd;
bool is_sysref_provider;
unsigned long vco_out_freq[AD9528_NUM_CLK_SRC];
unsigned long sysref_src_pll2;
struct mutex lock;
/*
* DMA (thus cache coherency maintenance) requires the
* transfer buffers to live in their own cache lines.
*/
union {
__be32 d32;
u8 d8[4];
} data[2] ____cacheline_aligned;
};
static int ad9528_read(struct iio_dev *indio_dev, unsigned addr)
{
struct ad9528_state *st = iio_priv(indio_dev);
int ret;
u32 mask = ~0U >> (32 - 8 * AD9528_TRANSF_LEN(addr));
/* We encode the register size 1..3 bytes into the register address.
* On transfer we get the size from the register datum, and make sure
* the result is properly aligned.
*/
struct spi_transfer t[] = {
{
.tx_buf = &st->data[0].d8[2],
.len = 2,
}, {
.rx_buf = &st->data[1].d8[4 - AD9528_TRANSF_LEN(addr)],
.len = AD9528_TRANSF_LEN(addr),
},
};
st->data[0].d32 = cpu_to_be32(AD9528_READ |
AD9528_CNT(AD9528_TRANSF_LEN(addr)) |
AD9528_ADDR(addr));
ret = spi_sync_transfer(st->spi, t, ARRAY_SIZE(t));
if (ret < 0)
dev_err(&indio_dev->dev, "read failed (%d)", ret);
else
ret = be32_to_cpu(st->data[1].d32) & mask;
return ret;
};
static int ad9528_write(struct iio_dev *indio_dev, unsigned addr, unsigned val)
{
struct ad9528_state *st = iio_priv(indio_dev);
int ret;
struct spi_transfer t[] = {
{
.tx_buf = &st->data[0].d8[2],
.len = 2,
}, {
.tx_buf = &st->data[1].d8[4 - AD9528_TRANSF_LEN(addr)],
.len = AD9528_TRANSF_LEN(addr),
},
};
st->data[0].d32 = cpu_to_be32(AD9528_WRITE |
AD9528_CNT(AD9528_TRANSF_LEN(addr)) |
AD9528_ADDR(addr));
st->data[1].d32 = cpu_to_be32(val);
dev_dbg(&indio_dev->dev, "Write 0x%x: 0x%x\n",
AD9528_ADDR(addr) - AD9528_TRANSF_LEN(addr) + 1, val);
ret = spi_sync_transfer(st->spi, t, ARRAY_SIZE(t));
if (ret < 0)
dev_err(&indio_dev->dev, "write failed (%d)", ret);
return ret;
}
static int ad9528_poll(struct iio_dev *indio_dev,
unsigned addr, unsigned mask, unsigned data)
{
unsigned timeout = 100;
while (((ad9528_read(indio_dev, addr) & mask) != data)
&& --timeout)
msleep(1);
return timeout ? 0 : -ETIMEDOUT;
}
static int ad9528_io_update(struct iio_dev *indio_dev)
{
return ad9528_write(indio_dev, AD9528_IO_UPDATE, AD9528_IO_UPDATE_EN);
}
static int ad9528_sync(struct iio_dev *indio_dev)
{
struct ad9528_state *st = iio_priv(indio_dev);
struct ad9528_platform_data *pdata = st->pdata;
int ret = ad9528_write(indio_dev,
AD9528_CHANNEL_SYNC, AD9528_CHANNEL_SYNC_SET);
if (ret < 0)
return ret;
ret = ad9528_io_update(indio_dev);
if (ret < 0)
return ret;
ret = ad9528_write(indio_dev, AD9528_CHANNEL_SYNC, 0);
if (ret < 0)
return ret;
ret = ad9528_io_update(indio_dev);
if (ret < 0)
return ret;
return ad9528_poll(indio_dev, AD9528_READBACK,
AD9528_VCXO_OK |
AD_IFE(pll2_bypass_en, 0, AD9528_PLL2_LOCKED),
AD9528_VCXO_OK |
AD_IFE(pll2_bypass_en, 0, AD9528_PLL2_LOCKED));
}
static ssize_t ad9528_store(struct device *dev,
struct device_attribute *attr,
const char *buf, size_t len)
{
struct iio_dev *indio_dev = dev_to_iio_dev(dev);
struct iio_dev_attr *this_attr = to_iio_dev_attr(attr);
struct ad9528_state *st = iio_priv(indio_dev);
bool state;
int ret;
ret = strtobool(buf, &state);
if (ret < 0)
return ret;
if (!state)
return len;
mutex_lock(&st->lock);
switch ((u32)this_attr->address) {
case AD9528_SYNC:
ret = ad9528_sync(indio_dev);
break;
default:
ret = -ENODEV;
}
mutex_unlock(&st->lock);
return ret ? ret : len;
}
static ssize_t ad9528_show(struct device *dev,
struct device_attribute *attr,
char *buf)
{
struct iio_dev *indio_dev = dev_to_iio_dev(dev);
struct iio_dev_attr *this_attr = to_iio_dev_attr(attr);
struct ad9528_state *st = iio_priv(indio_dev);
int ret;
mutex_lock(&st->lock);
ret = ad9528_read(indio_dev, AD9528_READBACK);
if (ret >= 0) {
ret = sprintf(buf, "%d\n", !!(ret & (1 <<
(u32)this_attr->address)));
}
mutex_unlock(&st->lock);
return ret;
}
static IIO_DEVICE_ATTR(pll1_locked, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_PLL1_LD);
static IIO_DEVICE_ATTR(pll2_locked, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_PLL2_LD);
static IIO_DEVICE_ATTR(pll1_reference_clk_a_present, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_REFA);
static IIO_DEVICE_ATTR(pll1_reference_clk_b_present, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_REFB);
static IIO_DEVICE_ATTR(pll1_reference_clk_ab_missing, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_REFAB_MISSING);
static IIO_DEVICE_ATTR(vcxo_clk_present, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_VCXO);
static IIO_DEVICE_ATTR(pll1_feedback_clk_present, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_PLL1_FB_CLK);
static IIO_DEVICE_ATTR(pll2_feedback_clk_present, S_IRUGO,
ad9528_show,
NULL,
AD9528_STAT_PLL2_FB_CLK);
static IIO_DEVICE_ATTR(sync_dividers, S_IWUSR,
NULL,
ad9528_store,
AD9528_SYNC);
static struct attribute *ad9528_attributes[] = {
&iio_dev_attr_sync_dividers.dev_attr.attr,
&iio_dev_attr_pll2_feedback_clk_present.dev_attr.attr,
&iio_dev_attr_pll1_feedback_clk_present.dev_attr.attr,
&iio_dev_attr_pll1_reference_clk_a_present.dev_attr.attr,
&iio_dev_attr_pll1_reference_clk_b_present.dev_attr.attr,
&iio_dev_attr_pll1_reference_clk_ab_missing.dev_attr.attr,
&iio_dev_attr_vcxo_clk_present.dev_attr.attr,
&iio_dev_attr_pll1_locked.dev_attr.attr,
&iio_dev_attr_pll2_locked.dev_attr.attr,
NULL,
};
static const struct attribute_group ad9528_attribute_group = {
.attrs = ad9528_attributes,
};
static unsigned int ad9528_attr_to_addr(const struct iio_chan_spec *chan,
unsigned int attr)
{
if (attr == IIO_CHAN_INFO_RAW)
return AD9528_CHANNEL_PD_EN;
else
return AD9528_CHANNEL_OUTPUT(chan->channel);
}
static int ad9528_read_raw(struct iio_dev *indio_dev,
struct iio_chan_spec const *chan,
int *val,
int *val2,
long m)
{
struct ad9528_state *st = iio_priv(indio_dev);
struct ad9528_outputs *output = &st->output[chan->channel];
unsigned code;
int ret;
mutex_lock(&st->lock);
ret = ad9528_read(indio_dev, ad9528_attr_to_addr(chan, m));
mutex_unlock(&st->lock);
if (ret < 0)
return ret;
switch (m) {
case IIO_CHAN_INFO_RAW:
*val = !(AD9528_CHANNEL_PD_MASK_REV(ret) & BIT(chan->channel));
return IIO_VAL_INT;
case IIO_CHAN_INFO_FREQUENCY:
*val = st->vco_out_freq[output->source];
if (output->source != AD9528_SYSREF)
*val /= AD9528_CLK_DIST_DIV_REV(ret);
return IIO_VAL_INT;
case IIO_CHAN_INFO_PHASE:
code = (AD9528_CLK_DIST_DIV_PHASE_REV(ret) * 3141592) /
AD9528_CLK_DIST_DIV_REV(ret);
*val = code / 1000000;
*val2 = code % 1000000;
return IIO_VAL_INT_PLUS_MICRO;
default:
return -EINVAL;
}
};
static int ad9528_write_raw(struct iio_dev *indio_dev,
struct iio_chan_spec const *chan,
int val,
int val2,
long mask)
{
struct ad9528_state *st = iio_priv(indio_dev);
struct ad9528_outputs *output = &st->output[chan->channel];
unsigned int addr = ad9528_attr_to_addr(chan, mask);
int ret, tmp, code;
int reg_val;
mutex_lock(&st->lock);
reg_val = ad9528_read(indio_dev, addr);
if (reg_val < 0) {
ret = reg_val;
goto out;
}
switch (mask) {
case IIO_CHAN_INFO_RAW:
if (val)
reg_val &= ~BIT(chan->channel);
else
reg_val |= BIT(chan->channel);
output->is_enabled = !!val;
break;
case IIO_CHAN_INFO_FREQUENCY:
if (val <= 0) {
ret = -EINVAL;
goto out;
}
if (output->source == AD9528_SYSREF) {
tmp = DIV_ROUND_CLOSEST(st->sysref_src_pll2, val);
tmp = clamp_t(unsigned long, tmp, 1UL, 65535UL);
ret = ad9528_write(indio_dev, AD9528_SYSREF_K_DIVIDER,
AD9528_SYSREF_K_DIV(tmp));
if (!ret)
st->vco_out_freq[AD9528_SYSREF] =
DIV_ROUND_CLOSEST(st->sysref_src_pll2,
tmp);
ad9528_io_update(indio_dev);
goto out;
}
tmp = DIV_ROUND_CLOSEST(st->vco_out_freq[output->source], val);
tmp = clamp(tmp, 1, 256);
reg_val &= ~(AD9528_CLK_DIST_CTRL_MASK | AD9528_CLK_DIST_DIV_MASK);
reg_val |= AD9528_CLK_DIST_DIV(tmp);
reg_val |= AD9528_CLK_DIST_CTRL(output->source);
break;
case IIO_CHAN_INFO_PHASE:
code = val * 1000000 + val2 % 1000000;
tmp = (code * AD9528_CLK_DIST_DIV_REV(reg_val)) / 3141592;
tmp = clamp(tmp, 0, 63);
reg_val &= ~AD9528_CLK_DIST_DIV_PHASE_MASK;
reg_val |= AD9528_CLK_DIST_DIV_PHASE(tmp);
break;
default:
ret = -EINVAL;
goto out;
}
ret = ad9528_write(indio_dev, addr, reg_val);
if (ret < 0)
goto out;
ad9528_io_update(indio_dev);
out:
mutex_unlock(&st->lock);
return ret;
}
static int ad9528_reg_access(struct iio_dev *indio_dev,
unsigned reg, unsigned writeval,
unsigned *readval)
{
struct ad9528_state *st = iio_priv(indio_dev);
int ret;
mutex_lock(&st->lock);
if (readval == NULL) {
ret = ad9528_write(indio_dev, AD9528_1B(reg), writeval);
ad9528_io_update(indio_dev);
} else {
ret = ad9528_read(indio_dev, AD9528_1B(reg));
if (ret < 0)
goto out_unlock;
*readval = ret;
ret = 0;
}
out_unlock:
mutex_unlock(&st->lock);
return ret;
}
static const struct iio_info ad9528_info = {
.read_raw = &ad9528_read_raw,
.write_raw = &ad9528_write_raw,
.debugfs_reg_access = &ad9528_reg_access,
.attrs = &ad9528_attribute_group,
};
static bool ad9528_pll2_valid_calib_div(unsigned int div)
{
if (div < 16 || div > 255)
return false;
switch (div) {
case 18:
case 19:
case 23:
case 27:
return false;
}
return true;
}
static int ad9528_calc_dividers(unsigned int vcxo_freq, unsigned int m1_freq,
struct ad9528_platform_data *pdata)
{
unsigned long n2[2], r1[2];
unsigned int fpfd;
unsigned int m1;
m1_freq /= 1000;
vcxo_freq /= 1000;
for (m1 = 3; m1 <= 5; m1++) {
if (AD9528_VCO_FREQ_MIN <= m1_freq * m1 &&
AD9528_VCO_FREQ_MAX >= m1_freq * m1)
break;
}
if (m1 == 6)
return -EINVAL;
rational_best_approximation(m1_freq, vcxo_freq,
255 / m1, 31, &n2[0], &r1[0]);
pdata->pll2_freq_doubler_en = false;
if (m1_freq != vcxo_freq * n2[0] / r1[0]) {
rational_best_approximation(m1_freq, vcxo_freq*2,
255 / m1, 31, &n2[1], &r1[1]);
if (abs((int)m1_freq - (int)(vcxo_freq * n2[0] / r1[0])) >
abs((int)m1_freq - (int)(vcxo_freq * 2 * n2[1] / r1[1]))) {
n2[0] = n2[1];
r1[0] = r1[1];
pdata->pll2_freq_doubler_en = true;
}
}
fpfd = vcxo_freq * (pdata->pll2_freq_doubler_en ? 2 : 1) / r1[0];
while (fpfd > 275000 || !ad9528_pll2_valid_calib_div(n2[0] * m1)) {
fpfd /= 2;
n2[0] *= 2;
r1[0] *= 2;
}
pdata->pll2_r1_div = r1[0];
pdata->pll2_n2_div = n2[0];
pdata->pll2_vco_div_m1 = m1;
return 0;
}
static long ad9528_get_clk_attr(struct clk_hw *hw, long mask)
{
struct iio_dev *indio_dev = to_ad9528_clk_output(hw)->indio_dev;
int val, ret;
struct iio_chan_spec chan;
chan.channel = to_ad9528_clk_output(hw)->num;
ret = ad9528_read_raw(indio_dev, &chan, &val, NULL, mask);
if (ret == IIO_VAL_INT)
return val;
return ret;
}
static unsigned long ad9528_clk_recalc_rate(struct clk_hw *hw,
unsigned long parent_rate)
{
return ad9528_get_clk_attr(hw, IIO_CHAN_INFO_FREQUENCY);
}
static int ad9528_clk_is_enabled(struct clk_hw *hw)
{
return to_ad9528_clk_output(hw)->is_enabled;
}
static long ad9528_set_clk_attr(struct clk_hw *hw, long mask, unsigned long val)
{
struct iio_dev *indio_dev = to_ad9528_clk_output(hw)->indio_dev;
struct iio_chan_spec chan;
chan.channel = to_ad9528_clk_output(hw)->num;
return ad9528_write_raw(indio_dev, &chan, val, 0, mask);
}
static int ad9528_clk_prepare(struct clk_hw *hw)
{
return ad9528_set_clk_attr(hw, IIO_CHAN_INFO_RAW, 1);
}
static void ad9528_clk_unprepare(struct clk_hw *hw)
{
ad9528_set_clk_attr(hw, IIO_CHAN_INFO_RAW, 0);
}
static long ad9528_clk_round_rate(struct clk_hw *hw, unsigned long rate,
unsigned long *prate)
{
struct ad9528_outputs *output = to_ad9528_clk_output(hw);
struct iio_dev *indio_dev = output->indio_dev;
struct ad9528_state *st = iio_priv(indio_dev);
unsigned long freq, div;
if (!rate)
return 0;
if (output->source == AD9528_SYSREF) {
freq = st->sysref_src_pll2;
div = DIV_ROUND_CLOSEST(freq, rate);
div = clamp_t(unsigned long, div, 1UL, 65535UL);
} else {
freq = st->vco_out_freq[output->source];
div = DIV_ROUND_CLOSEST(freq, rate);
div = clamp(div, 1UL, 256UL);
}
return DIV_ROUND_CLOSEST(freq, div);
}
static int ad9528_clk_set_rate(struct clk_hw *hw, unsigned long rate,
unsigned long prate)
{
return ad9528_set_clk_attr(hw, IIO_CHAN_INFO_FREQUENCY, rate);
}
static const struct clk_ops ad9528_clk_ops = {
.recalc_rate = ad9528_clk_recalc_rate,
.is_enabled = ad9528_clk_is_enabled,
.prepare = ad9528_clk_prepare,
.unprepare = ad9528_clk_unprepare,
.set_rate = ad9528_clk_set_rate,
.round_rate = ad9528_clk_round_rate,
};
static struct clk *ad9528_clk_register(struct iio_dev *indio_dev, unsigned num,
bool is_enabled, bool have_clk_out_name)
{
struct ad9528_state *st = iio_priv(indio_dev);
struct clk_init_data init;
struct ad9528_outputs *output = &st->output[num];
struct clk *clk;
const char *name = NULL;
char namebuf[SPI_NAME_SIZE + 8];
if (have_clk_out_name) {
struct device_node *np = st->spi->dev.of_node;
of_property_read_string_index(np, "clock-output-names",
num, &name);
if (!name || !strlen(name))
have_clk_out_name = false;
}
if (!have_clk_out_name) {
snprintf(namebuf, sizeof(namebuf), "%s_out%d",
indio_dev->name, num);
name = namebuf;
}
init.name = name;
init.ops = &ad9528_clk_ops;
init.num_parents = 0;
init.flags = CLK_GET_RATE_NOCACHE;
output->hw.init = &init;
output->indio_dev = indio_dev;
output->num = num;
output->is_enabled = is_enabled;
/* register the clock */
clk = devm_clk_register(&st->spi->dev, &output->hw);
st->clk_data.clks[num] = clk;
return clk;
}
static int ad9528_clks_register(struct iio_dev *indio_dev)
{
struct ad9528_state *st = iio_priv(indio_dev);
struct ad9528_platform_data *pdata = st->pdata;
struct device_node *np = st->spi->dev.of_node;
struct ad9528_channel_spec *chan;
unsigned int i, count;
int ret;
count = of_property_count_strings(np, "clock-output-names");
for (i = 0; i < pdata->num_channels; i++) {
struct clk *clk;
chan = &pdata->channels[i];
if (chan->channel_num >= AD9528_NUM_CHAN)
continue;
clk = ad9528_clk_register(indio_dev, chan->channel_num,
!chan->output_dis,
count == AD9528_NUM_CHAN);
if (IS_ERR(clk))
return PTR_ERR(clk);
}
ret = of_clk_add_provider(np, of_clk_src_onecell_get, &st->clk_data);
if (ret < 0)
return ret;
return 0;
}
static int ad9528_setup(struct iio_dev *indio_dev)
{
struct ad9528_state *st = iio_priv(indio_dev);
struct ad9528_platform_data *pdata = st->pdata;
struct ad9528_channel_spec *chan;
unsigned long active_mask = 0, ignoresync_mask = 0;
unsigned vco_freq, vco_ctrl = 0, sysref_ctrl, stat_en_mask = 0;
unsigned int pll2_ndiv, pll2_ndiv_a_cnt, pll2_ndiv_b_cnt;
int ret, i;
ret = ad9528_write(indio_dev, AD9528_SERIAL_PORT_CONFIG,
AD9528_SER_CONF_SOFT_RESET |
((st->spi->mode & SPI_3WIRE || pdata->spi3wire) ? 0 :
AD9528_SER_CONF_SDO_ACTIVE));
if (ret < 0)
return ret;
ret = ad9528_write(indio_dev, AD9528_SERIAL_PORT_CONFIG_B,
AD9528_SER_CONF_READ_BUFFERED);
if (ret < 0)
return ret;
ret = ad9528_io_update(indio_dev);
if (ret < 0)
return ret;
ret = ad9528_read(indio_dev, AD9528_CHIP_ID);
if (ret < 0)
return ret;
if (ret != AD9528_SPI_MAGIC) {
dev_err(&indio_dev->dev,
"SPI Read Verify failed (0x%X)\n", ret);
return -EIO;
}
/*
* PLL1 Setup
*/
ret = ad9528_write(indio_dev, AD9528_PLL1_REF_A_DIVIDER,
pdata->refa_r_div);
if (ret < 0)
return ret;
ret = ad9528_write(indio_dev, AD9528_PLL1_REF_B_DIVIDER,
pdata->refb_r_div);
if (ret < 0)
return ret;
ret = ad9528_write(indio_dev, AD9528_PLL1_FEEDBACK_DIVIDER,
pdata->pll1_feedback_div);
if (ret < 0)
return ret;
ret = ad9528_write(indio_dev, AD9528_PLL1_CHARGE_PUMP_CTRL,
AD_IFE(pll1_bypass_en, AD9528_PLL1_CHARGE_PUMP_TRISTATE,
AD9528_PLL1_CHARGE_PUMP_CURRENT_nA(pdata->
pll1_charge_pump_current_nA) |
AD9528_PLL1_CHARGE_PUMP_MODE_NORMAL |
AD9528_PLL1_CHARGE_PUMP_AUTO_TRISTATE_DIS));
if (ret < 0)
return ret;
ret = ad9528_write(indio_dev, AD9528_PLL1_CTRL,
AD_IFE(pll1_bypass_en,
AD_IF(osc_in_diff_en, AD9528_PLL1_OSC_IN_DIFF_EN) |
AD_IF(osc_in_cmos_neg_inp_en,
AD9528_PLL1_OSC_IN_CMOS_NEG_INP_EN) |
AD9528_PLL1_REFB_BYPASS_EN | AD9528_PLL1_REFA_BYPASS_EN |
AD9528_PLL1_FEEDBACK_BYPASS_EN,
AD_IF(refa_en, AD9528_PLL1_REFA_RCV_EN) |
AD_IF(refb_en, AD9528_PLL1_REFB_RCV_EN) |
AD_IF(osc_in_diff_en, AD9528_PLL1_OSC_IN_DIFF_EN) |
AD_IF(osc_in_cmos_neg_inp_en,
AD9528_PLL1_OSC_IN_CMOS_NEG_INP_EN) |
AD_IF(refa_diff_rcv_en, AD9528_PLL1_REFA_DIFF_RCV_EN) |
AD_IF(refb_diff_rcv_en, AD9528_PLL1_REFB_DIFF_RCV_EN)) |
AD_IF(refa_cmos_neg_inp_en, AD9528_PLL1_REFA_CMOS_NEG_INP_EN) |
AD_IF(refb_cmos_neg_inp_en, AD9528_PLL1_REFB_CMOS_NEG_INP_EN) |
AD_IF(pll1_feedback_src_vcxo, AD9528_PLL1_SOURCE_VCXO) |
AD9528_PLL1_REF_MODE(pdata->ref_mode) |
AD9528_PLL1_OSC_CTRL_FAIL_VCC_BY2_EN);
if (ret < 0)
return ret;
/*
* PLL2 Setup
*/
if (pdata->pll2_bypass_en) {
ret = ad9528_write(indio_dev, AD9528_PLL2_CTRL,
AD9528_PLL2_CHARGE_PUMP_MODE_TRISTATE);
if (ret < 0)
return ret;