/
0019-bone-add-PPS-to-BB-BONE-RTC-cape.patch
83 lines (76 loc) · 1.76 KB
/
0019-bone-add-PPS-to-BB-BONE-RTC-cape.patch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
From d9dab3bd4f148a1d583785d30034dceafef0a5f3 Mon Sep 17 00:00:00 2001
From: Matt Ranostay <mranostay@gmail.com>
Date: Sat, 29 Jun 2013 23:51:37 +0000
Subject: [PATCH 19/23] bone: add PPS to BB-BONE-RTC cape
Added PPS input from SQW pin on the DS1307
Signed-off-by: Matt Ranostay <mranostay@gmail.com>
---
firmware/capes/BB-BONE-RTC-00A0.dts | 43 ++++++++++++++++++++++++++-----------
1 file changed, 30 insertions(+), 13 deletions(-)
diff --git a/firmware/capes/BB-BONE-RTC-00A0.dts b/firmware/capes/BB-BONE-RTC-00A0.dts
index 35344fd..e90c12b 100644
--- a/firmware/capes/BB-BONE-RTC-00A0.dts
+++ b/firmware/capes/BB-BONE-RTC-00A0.dts
@@ -14,7 +14,7 @@
* Module Connector
* SCL -> P9.19
* SDA <- P9.20
- * SQW <- NC
+ * SQW/PPS <- P9.15
*
*/
@@ -26,20 +26,22 @@
/* state the resources this cape uses */
exclusive-use =
/* the pin header uses */
- "P8.19", /* bl: ehrpwm2A */
- "P9.27", /* lcd: gpio3_19 */
- "P9.25", /* lcd: gpio3_21 */
- "P9.31", /* spi: spi1_sclk */
- "P9.29", /* spi: spi1_d0 */
- "P9.30", /* spi: spi1_d1 */
- "P9.28", /* spi: spi1_cs0 */
- /* the hardware IP uses */
- "gpio3_19",
- "gpio3_21",
- "ehrpwm2A",
- "spi1";
+ "P9.15"; /*gpio1_16 */
+
fragment@0 {
+ target = <&am33xx_pinmux>;
+ __overlay__ {
+ pps_pins: pinmux_pps_pins {
+ pinctrl-single,pins = <
+ 0x040 0x27 /* gpmc_a0.gpio1_16, INPUT | PULLDIS | MODE7 */
+ >;
+ };
+ };
+ };
+
+
+ fragment@1 {
target = <&i2c2>;
__overlay__ {
@@ -54,4 +56,19 @@
};
};
};
+
+ fragment@2 {
+ target = <&ocp>;
+ __overlay__ {
+ pps {
+ compatible = "pps-gpio";
+ status = "okay";
+ pinctrl-names = "default";
+ pinctrl-0 = <&pps_pins>;
+
+ gpios = <&gpio2 16 0>;
+ assert-falling-edge;
+ };
+ };
+ };
};
--
1.8.2.1