Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Setting value on forced signal causes implicit release on Riviera #3832

Open
ktbarrett opened this issue Apr 7, 2024 · 0 comments
Open

Setting value on forced signal causes implicit release on Riviera #3832

ktbarrett opened this issue Apr 7, 2024 · 0 comments
Labels
category:simulators:riviera Aldec Riviera-PRO upstream An issue with an upstream simulator

Comments

@ktbarrett
Copy link
Member

In test_force_release.test_cocotb_writes_dont_overwrite_force_registered when the forced signal is erroneously attempted to be overwritten using a normal deposit, the deposit does not succeed, but it does implicitly Release the signal. This causes the process to update the driven signal prematurely causing a test failure.

# COUT:    110.00ns INFO     cocotb.regression                  running test_force_release.test_cocotb_writes_dont_overwrite_force_registered (6/7)
# COUT:                                                             Test Deposits following a Force don't overwrite the value.
# COUT:    150.01ns INFO     cocotb.regression                  test_force_release.test_cocotb_writes_dont_overwrite_force_registered failed
# COUT:                                                         Traceback (most recent call last):
# COUT:                                                           File "/opt/actions-runner/_work/cocotb/cocotb/tests/test_cases/test_force_release/test_force_release.py", line 116, in test_cocotb_writes_dont_overwrite_force_registered
# COUT:                                                             assert dut.stream_out_data_registered.value == 10
# COUT:                                                         AssertionError: assert LogicArray('01001101', Range(7, 'downto', 0)) == 10
# COUT:                                                          +  where LogicArray('01001101', Range(7, 'downto', 0)) = LogicObject(sample_module.stream_out_data_registered).value
# COUT:                                                          +    where LogicObject(sample_module.stream_out_data_registered) = HierarchyObject(sample_module).stream_out_data_registered
@ktbarrett ktbarrett added category:simulators:riviera Aldec Riviera-PRO upstream An issue with an upstream simulator labels Apr 7, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
category:simulators:riviera Aldec Riviera-PRO upstream An issue with an upstream simulator
Projects
None yet
Development

No branches or pull requests

1 participant