Skip to content
View johan92's full-sized avatar
Block or Report

Block or report johan92

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories

  1. fpga-hash-table fpga-hash-table Public

    Simple hash table on Verilog (SystemVerilog)

    SystemVerilog 46 24

  2. verilog-coding-style verilog-coding-style Public

    Verilog (SystemVerilog) coding style

    37 13

  3. yafpgatetris yafpgatetris Public

    Yet Another Tetris on FPGA Implementation

    Verilog 36 17

  4. csr-map-generator csr-map-generator Public

    Generator for CSR mapping module

    Python 5

  5. fpga-risc-16 fpga-risc-16 Public

    Making RISC-16 for academic purposes

    SystemVerilog 2

  6. altera_opencl_sandbox altera_opencl_sandbox Public

    Verilog 2