/
luna_68k.cpp
194 lines (158 loc) · 6.39 KB
/
luna_68k.cpp
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
// license:BSD-3-Clause
// copyright-holders:Patrick Mackinlay
/*
* Omron Luna M68K systems.
*
* Sources:
* - https://wiki.netbsd.org/ports/luna68k/
*
* TODO:
* - skeleton only
*/
/*
* WIP
*
* This driver is currently based on a VME-based Luna with a 25MHz 68030, which
* differs from the systems supported by NetBSD. Boards installed are:
*
* C25 CPU, FPU, serial, RTC, 68030 + 68882 @ 25MHz?
* IOC2 I/O controller (floppy, SCSI, serial), 68000 @ 10MHz?
* GPU8 graphics processor + serial, 68020 @ 20MHz? + +68881 @ 16MHz?
* DPU8 video/framebuffer, Bt458 @ 108MHz
* CMC communications (GPIB, Ethernet, serial), 68020 @ 12.5MHz?
*
* This specific machine may be an SX-9100 Model 90?
*/
#include "emu.h"
#include "cpu/m68000/m68030.h"
// memory
#include "machine/ram.h"
// various hardware
#include "machine/mc146818.h"
#include "machine/z80sio.h"
#include "machine/am9513.h"
// busses and connectors
#include "bus/rs232/rs232.h"
#include "debugger.h"
#define VERBOSE 0
#include "logmacro.h"
namespace {
class luna_68k_state : public driver_device
{
public:
luna_68k_state(machine_config const &mconfig, device_type type, char const *tag)
: driver_device(mconfig, type, tag)
, m_cpu(*this, "cpu")
, m_ram(*this, "ram")
, m_rtc(*this, "rtc")
, m_sio(*this, "sio")
, m_stc(*this, "stc")
, m_serial(*this, "serial%u", 0U)
, m_eprom(*this, "eprom")
{
}
void luna(machine_config &config);
void init();
protected:
// driver_device overrides
virtual void machine_start() override;
virtual void machine_reset() override;
// address maps
void cpu_map(address_map &map);
void cpu_autovector_map(address_map &map);
// machine config
void common(machine_config &config);
private:
u32 bus_error_r()
{
if (!machine().side_effects_disabled())
m_cpu->set_input_line(M68K_LINE_BUSERROR, ASSERT_LINE);
return 0;
}
// devices
required_device<m68030_device> m_cpu;
required_device<ram_device> m_ram;
required_device<ds1287_device> m_rtc;
required_device<upd7201_device> m_sio;
required_device<am9513_device> m_stc;
required_device_array<rs232_port_device, 2> m_serial;
required_region_ptr<u32> m_eprom;
};
void luna_68k_state::init()
{
}
void luna_68k_state::machine_start()
{
}
void luna_68k_state::machine_reset()
{
// mirror eprom at reset
m_cpu->space(AS_PROGRAM).install_rom(0, m_eprom.bytes() - 1, m_eprom);
}
void luna_68k_state::cpu_map(address_map &map)
{
map(0x30000000, 0x3fffffff).r(FUNC(luna_68k_state::bus_error_r));
map(0x40000000, 0x4001ffff).rom().region("eprom", 0);
map(0x50000000, 0x50000007).rw(m_sio, FUNC(upd7201_device::ba_cd_r), FUNC(upd7201_device::ba_cd_w)).umask32(0xff00ff00);
map(0x58000000, 0x5800007f).rw(m_rtc, FUNC(ds1287_device::read_direct), FUNC(ds1287_device::write_direct)).umask32(0xff00ff00);
map(0x60000000, 0x60000003).rw(m_stc, FUNC(am9513_device::read16), FUNC(am9513_device::write16));
map(0x70000000, 0x70000003).lr32([]() { return 0x000000fc; }, "sw3"); // FIXME: possibly CPU board DIP switch? (1=UP)
map(0x78000000, 0x78000003).lw32(
[this](u32 data) { m_cpu->space(0).install_ram(0, m_ram->mask(), m_ram->pointer()); }, "ram_size"); // FIXME: ram size/enable?
}
void luna_68k_state::cpu_autovector_map(address_map &map)
{
map(0xfffffff3, 0xfffffff3).lr8(NAME([]() { return m68000_base_device::autovector(1); }));
map(0xfffffff5, 0xfffffff5).lr8(NAME([]() { return m68000_base_device::autovector(2); }));
map(0xfffffff7, 0xfffffff7).lr8(NAME([]() { return m68000_base_device::autovector(3); }));
map(0xfffffff9, 0xfffffff9).lr8(NAME([]() { return m68000_base_device::autovector(4); }));
map(0xfffffffb, 0xfffffffb).lr8(NAME([]() { return m68000_base_device::autovector(5); }));
map(0xfffffffd, 0xfffffffd).lr8(NAME([]() { return m68000_base_device::autovector(6); }));
map(0xffffffff, 0xffffffff).lr8(NAME([]() { return m68000_base_device::autovector(7); }));
}
static DEVICE_INPUT_DEFAULTS_START(terminal)
DEVICE_INPUT_DEFAULTS("RS232_RXBAUD", 0xff, RS232_BAUD_19200)
DEVICE_INPUT_DEFAULTS("RS232_TXBAUD", 0xff, RS232_BAUD_19200)
DEVICE_INPUT_DEFAULTS_END
void luna_68k_state::luna(machine_config &config)
{
M68030(config, m_cpu, 50_MHz_XTAL / 2);
m_cpu->set_addrmap(AS_PROGRAM, &luna_68k_state::cpu_map);
m_cpu->set_addrmap(m68000_base_device::AS_CPU_SPACE, &luna_68k_state::cpu_autovector_map);
// 8 SIMMs for RAM arranged as two groups of 4, soldered
RAM(config, m_ram);
m_ram->set_default_size("16M");
DS1287(config, m_rtc, 32'768);
UPD7201(config, m_sio, 9'830'000); // D9.83B0
// console
RS232_PORT(config, m_serial[0], default_rs232_devices, "terminal");
m_serial[0]->set_option_device_input_defaults("terminal", DEVICE_INPUT_DEFAULTS_NAME(terminal));
m_sio->out_txda_callback().set(m_serial[0], FUNC(rs232_port_device::write_txd));
m_sio->out_dtra_callback().set(m_serial[0], FUNC(rs232_port_device::write_dtr));
m_sio->out_rtsa_callback().set(m_serial[0], FUNC(rs232_port_device::write_rts));
m_serial[0]->rxd_handler().set(m_sio, FUNC(upd7201_device::rxa_w));
m_serial[0]->cts_handler().set(m_sio, FUNC(upd7201_device::ctsa_w));
// keyboard
RS232_PORT(config, m_serial[1], default_rs232_devices, nullptr);
m_sio->out_txdb_callback().set(m_serial[1], FUNC(rs232_port_device::write_txd));
m_sio->out_dtrb_callback().set(m_serial[1], FUNC(rs232_port_device::write_dtr));
m_sio->out_rtsb_callback().set(m_serial[1], FUNC(rs232_port_device::write_rts));
m_serial[1]->rxd_handler().set(m_sio, FUNC(upd7201_device::rxb_w));
m_serial[1]->cts_handler().set(m_sio, FUNC(upd7201_device::ctsb_w));
AM9513(config, m_stc, 9'830'000); // FIXME: clock? sources?
m_stc->fout_cb().set(m_stc, FUNC(am9513_device::gate1_w)); // assumption based on a common configuration
m_stc->out4_cb().set(m_sio, FUNC(upd7201_device::rxca_w));
m_stc->out4_cb().append(m_sio, FUNC(upd7201_device::txca_w));
m_stc->out5_cb().set(m_sio, FUNC(upd7201_device::rxcb_w));
m_stc->out5_cb().append(m_sio, FUNC(upd7201_device::txcb_w));
}
ROM_START(luna)
ROM_REGION32_BE(0x20000, "eprom", 0)
ROM_LOAD16_WORD_SWAP("0283__ac__8117__1.05.ic88", 0x00000, 0x20000, CRC(c46dec54) SHA1(22ef9274f4ef85d446d56cce13a68273dc55f10a))
// HACK: force firmware to reinitialize nvram at first boot
ROM_REGION(64, "rtc", 0)
ROM_FILL(0, 64, 0xff)
ROM_END
} // anonymous namespace
/* YEAR NAME PARENT COMPAT MACHINE INPUT CLASS INIT COMPANY FULLNAME FLAGS */
COMP(1989?, luna, 0, 0, luna, 0, luna_68k_state, init, "Omron", "Luna", MACHINE_IS_SKELETON)