/
color_maker_top.vhd
executable file
·138 lines (128 loc) · 3.06 KB
/
color_maker_top.vhd
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
library IEEE;
use IEEE.std_logic_1164.all;
entity color_maker_top is
port (
clk : in std_logic;
rst : in std_logic;
sldsw : in std_logic_vector(2 downto 0);
red : out std_logic;
green : out std_logic;
blue : out std_logic;
vs : out std_logic;
hs : out std_logic
);
end color_maker_top;
architecture top_level of color_maker_top is
--
-- Component declarations
component vga_controller is
generic (
H_S : integer := 800;
H_DISP : integer := 640;
H_FP : integer := 16;
H_PW : integer := 96;
H_BP : integer := 48;
V_S : integer := 521;
V_DISP : integer := 480;
V_FP : integer := 10;
V_PW : integer := 2;
V_BP : integer := 29
);
port (
clk : in std_logic;
rst : in std_logic;
hs : out std_logic;
vs : out std_logic;
blank : out std_logic;
hpix : out std_logic_vector(9 downto 0); -- horizontal coordinate
vpix : out std_logic_vector(9 downto 0) -- vertical coordinate
);
end component;
--
component color_maker is
port (
sldsw : in std_logic_vector(2 downto 0);
red : out std_logic;
green : out std_logic;
blue : out std_logic
);
end component;
--
component clockdiv
generic (
DIVPARAM : integer := 5_000_000
);
port (
clk_i : in std_logic;
rst : in std_logic;
clk_o : out std_logic
);
end component;
--
-- Signal declarations
signal clkdiv2 : std_logic;
signal hsSig : std_logic;
signal vsSig : std_logic;
signal redSig : std_logic;
signal greenSig : std_logic;
signal blueSig : std_logic;
signal vidonSig : std_logic;
signal hdrawSig : std_logic_vector(9 downto 0);
signal vdrawSig : std_logic_vector(9 downto 0);
--
begin
clockdiv_vga_instance : clockdiv
generic map (
DIVPARAM => 2
)
port map (
clk_i => clk,
rst => rst,
clk_o => clkdiv2
);
vgaSync_instance : vga_controller
generic map (
-- H_S => 1040,
-- H_DISP => 800,
-- H_FP => 56,
-- H_PW => 120,
-- H_BP => 64,
-- V_S => 666,
-- V_DISP => 600,
-- V_FP => 37,
-- V_PW => 6,
-- V_BP => 23
H_S => 800,
H_DISP => 640,
H_FP => 16,
H_PW => 96,
H_BP => 48,
V_S => 521,
V_DISP => 480,
V_FP => 10,
V_PW => 2,
V_BP => 29
)
port map (
clk => clkdiv2,
-- clk => clk,
rst => rst,
hs => hsSig,
vs => vsSig,
blank => vidonSig,
hpix => hdrawSig,
vpix => vdrawSig
);
color_maker_instance : color_maker
port map (
sldsw => sldsw,
red => redSig,
green => greenSig,
blue => blueSig
);
hs <= hsSig;
vs <= vsSig;
red <= redSig and vidonSig;
green <= greenSig and vidonSig;
blue <= blueSig and vidonSig;
end top_level;