A Pseudo-Random Noise Sequence Generator VHDL implementation to synthesize on a Zync FPGA for the Digital Systems Design course of University of Pisa, 2019.
-
Updated
Aug 14, 2019 - VHDL
A Pseudo-Random Noise Sequence Generator VHDL implementation to synthesize on a Zync FPGA for the Digital Systems Design course of University of Pisa, 2019.
These labs were conducted during our Digital systems elective course were we were instructed to build Verilog code for specific logic design and verify it on Quartus modalism and on the FPGA. Skills developed: writing Verilog code structurally and behaviorally, testing, simulation, writing test benches and using the FPGA
First FPGA Project done on FPGA DE10-Standard. Simple blinking of LED.
🔖 Downgrade to 2019.2
Lattice FPGA Verilog project template
Simple RTL model for Interger Numbers Calculation using RAM and 7 Segment Display.
Designing a simple processor system on FPGA. This is demo project to test FPGA DE10-Standard and develop a simpe Nios2 app.
Small low-power open-source toolchain compatible FPGA
Simple electrical pulse preferably for LEDs made for cyclone IV with image examples
Low Cost FPGA Quadrature Oscillator
A collection of educational and practical Verilog modules for FPGA design, tested on Delite FPGA MAX 10 with Intel Quartus and ModelSim. Includes utilities like Clock Dividers, Debouncers, Decoders, State Machines, and more.
vector-add scripts using oneAPI and targeting FPGA devices. Verifications made on Intel's devcloud.
Racket-based hardware definition DSL for generating gateware for FPGAs, ASICs and the like
Add a description, image, and links to the fpga-programming topic page so that developers can more easily learn about it.
To associate your repository with the fpga-programming topic, visit your repo's landing page and select "manage topics."