☎️ UART Communication Implementation in Verilog HDL
-
Updated
Mar 22, 2022 - Verilog
☎️ UART Communication Implementation in Verilog HDL
Pipelined version of Single Cycle Processor.
This project simules the basic functions of PIC16F84a.
🔐 Hardware Implementation Of AES Algorithm in Verilog HDL
🛠 A SDRAM controller in Verilog HDL
16 bit IEEE floating point implementation or the UK PinKY pipelined processsor architecture.
chip8 verilog implementation targeting the terasic de0-nano dev kit
Example of how to get started with olofk/fusesoc.
A simple up-down counter project made using icarus verilog as a part of the Digital Design and Computer Organization course (UE19CS207) at PES University.
🔮 A 16-bit MIPS Processor Implementation in Verilog HDL
Some basic hardware and logic designs and their respective testbenches written in Verilog HDL
A template for starting a Verilog project with FuseSoC integration, Icarus simulation, Verilator linting, Yosys usage report, and VS Code syntax highlighting.
Beginner-level university work on low-level programming and understanding of digital computing components.
👶🏻 My first baby steps into the world of NoC
Add a description, image, and links to the icarus-verilog topic page so that developers can more easily learn about it.
To associate your repository with the icarus-verilog topic, visit your repo's landing page and select "manage topics."