-
Notifications
You must be signed in to change notification settings - Fork 51
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Backward incompatibilities in processor files vs CMSIS-Core (M) v5.x #122
Comments
The CMSIS-Core header files are updated to be aligned with the latest versions of Cortex-M Technical Reference Manuals (TRMs) . In some cases this leads to incompatibility issues, such as #118 (CoreDebug_Type no longer defined). The list of incompatible changes is added to CMSIS-Core revision history as Breaking changes in CMSIS-Core v6 header files. |
Hello, I have created this header file with a set of definitions that work as patches for some changes between CMSIS@5.9.0 and CMSIS@6.0.0 It is important to note that I am using the header file as a pre-include in my projects, so please don't use it unless you are using CMSIS@6.0.0 The way to use it as follows:
For more information on how to configure your *.cproject.yml file, please refer to Yml-Input-Format.MD It has a comprehensive explanation of how to write your own *.cproject.yml along with some examples |
What do we do about the DWT Lock Access Register now that it is removed? Is the |
Hello @HTRamsey, If the registers are not implemented, then LSR register is RAZ and this also identifies the LAR register as not implemented. |
Just fyi, we've decided to re-introduce deprecated |
The processor header files for Cortex-M devices in CMSIS-Core v6.0.0 have a number of differences incompatible to CMSIS-Core 5.x.
The text was updated successfully, but these errors were encountered: