/
rainier.json
2189 lines (2189 loc) · 76.6 KB
/
rainier.json
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
{
"_type": "Events",
"timestamp": "Thu Feb 8 21:07:05 2024",
"implementer": "?",
"cpuid": "0x3f412",
"cpu": "Rainier",
"architecture": "armv8.2-a",
"pmu_architecture": "pmuv3",
"refs": [
{
"ref": "Neoverse N1 TRM",
"public": true
},
{
"ref": "DDI0600 Morello Architecture Supplement",
"public": true
}
],
"events": [
{
"code": 0,
"refs": [
0
],
"name": "SW_INCR",
"architectural": true,
"type": "INS",
"event_bits": 1,
"event_lsb": 0,
"trace_lsb": 0,
"description": "Software increment. Instruction architecturally executed (condition code check pass)"
},
{
"code": 1,
"refs": [
0
],
"name": "L1I_CACHE_REFILL",
"architectural": false,
"type": "UEVT",
"subtype": "REFILL",
"component": "L1I",
"event_bits": 1,
"event_lsb": 1,
"trace_lsb": 1,
"description": "L1 instruction cache refill. This event counts any instruction fetch which misses in the cache. The following instructions are not counted: +//0 Cache maintenance instructions. +//0 Non-cacheable accesses"
},
{
"code": 2,
"refs": [
0
],
"name": "L1I_TLB_REFILL",
"architectural": false,
"type": "UEVT",
"component": "L1ITLB",
"event_bits": 1,
"event_lsb": 2,
"trace_lsb": 2,
"description": "L1 instruction TLB refill. This event counts any refill of the instruction L1 TLB from the L2 TLB. This includes refills that result in a translation fault. The following instructions are not counted: +//0 TLB maintenance instructions. This event counts regardless of whether the MMU is enabled"
},
{
"code": 3,
"refs": [
0
],
"name": "L1D_CACHE_REFILL",
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L1D",
"event_bits": 1,
"event_lsb": 167,
"trace_lsb": 167,
"description": "L1 data cache refill. This event counts any load or store operation or page table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted: +//0 Cache maintenance instructions and prefetches. +//0 Stores of an entire cache line, even if they make a coherency request outside the L1. +//0 Partial cache line writes which do not allocate into the L1 cache. +//0 Non-cacheable accesses. This event counts the sum of L1D_CACHE_REFILL_RD and L1D_CACHE_REFILL_WR"
},
{
"code": 4,
"refs": [
0
],
"name": "L1D_CACHE",
"architectural": false,
"type": "UEVT",
"subtype": "REFILL",
"component": "L1D",
"event_bits": 3,
"event_lsb": 3,
"trace_lsb": 3,
"description": "L1 data cache access. This event counts any load or store operation or page table walk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL event causes this event to count. The following instructions are not counted: +//0 Cache maintenance instructions and prefetches. +//0 Non-cacheable accesses. This event counts the sum of L1D_CACHE_RD and L1D_CACHE_WR"
},
{
"code": 5,
"refs": [
0
],
"name": "L1D_TLB_REFILL",
"architectural": false,
"type": "UEVT",
"component": "L1DTLB",
"event_bits": 2,
"event_lsb": 6,
"trace_lsb": 6,
"description": "L1 data TLB refill. This event counts any refill of the data L1 TLB from the L2 TLB. This includes refills that result in a translation fault. The following instructions are not counted: +//0 TLB maintenance instructions. This event counts regardless of whether the MMU is enabled"
},
{
"code": 8,
"refs": [
0
],
"name": "INST_RETIRED",
"architectural": true,
"type": "INS",
"event_bits": 4,
"event_lsb": 8,
"trace_lsb": 8,
"description": "Instruction architecturally executed. This event counts all retired instructions, including those that fail their condition check"
},
{
"code": 9,
"refs": [
0
],
"name": "EXC_TAKEN",
"type": "EXC",
"event_bits": 1,
"event_lsb": 12,
"trace_lsb": 12,
"description": "Exception taken"
},
{
"code": 10,
"refs": [
0
],
"name": "EXC_RETURN",
"architectural": true,
"type": "EXC",
"event_bits": 1,
"event_lsb": 13,
"trace_lsb": 13,
"description": "Instruction architecturally executed, condition code check pass, exception return"
},
{
"code": 11,
"refs": [
0
],
"name": "CID_WRITE_RETIRED",
"architectural": true,
"type": "INS",
"event_bits": 1,
"event_lsb": 156,
"trace_lsb": 156,
"description": "Instruction architecturally executed, condition code check pass, write to CONTEXTIDR. This event only counts writes to CONTEXTIDR in AArch32 state, and via the CONTEXTIDR_EL1 mnemonic in AArch64 state. The following instructions are not counted: +//0 Writes to CONTEXTIDR_EL12 and CONTEXTIDR_EL2"
},
{
"code": 16,
"refs": [
0
],
"name": "BR_MIS_PRED",
"architectural": false,
"type": "UEVT",
"subtype": "MISPREDICT",
"component": "BPU",
"event_bits": 1,
"event_lsb": 14,
"trace_lsb": 14,
"description": "Mispredicted or not predicted branch speculatively executed. This event counts any predictable branch instruction which is mispredicted either due to dynamic misprediction or because the MMU is off and the branches are statically predicted not taken"
},
{
"code": 17,
"refs": [
0
],
"name": "CPU_CYCLES",
"architectural": false,
"type": "CYCLE",
"event_bits": 1,
"event_lsb": 15,
"trace_lsb": 15,
"description": "Cycle"
},
{
"code": 18,
"refs": [
0
],
"name": "BR_PRED",
"architectural": false,
"type": "UEVT",
"component": "BPU",
"event_bits": 1,
"event_lsb": 16,
"trace_lsb": 16,
"description": "Predictable branch speculatively executed. This event counts all predictable branches"
},
{
"code": 19,
"refs": [
0
],
"name": "MEM_ACCESS",
"architectural": false,
"type": "INS",
"subtype": "ACCESS",
"event_bits": 3,
"event_lsb": 17,
"trace_lsb": 17,
"description": "Data memory access. This event counts memory accesses due to load or store instructions. The following instructions are not counted: +//0 Instruction fetches. +//0 Cache maintenance instructions. +//0 Translation table walks or prefetches. This event counts the sum of MEM_ACCESS_RD and MEM_ACCESS_WR"
},
{
"code": 20,
"refs": [
0
],
"name": "L1I_CACHE",
"architectural": false,
"type": "UEVT",
"subtype": "ACCESS",
"component": "L1I",
"event_bits": 1,
"event_lsb": 20,
"trace_lsb": 20,
"description": "Level 1 instruction cache access or Level 0 Macro-op cache access. This event counts any instruction fetch which accesses the L1 instruction cache or L0 Macro-op cache. The following instructions are not counted: +//0 Cache maintenance instructions. +//0 Non-cacheable accesses"
},
{
"code": 21,
"refs": [
0
],
"name": "L1D_CACHE_WB",
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L1D",
"event_bits": 1,
"event_lsb": 21,
"trace_lsb": 21,
"description": "L1 data cache Write-Back. This event counts any write-back of data from the L1 data cache to L2 or L3. This counts both victim line evictions and snoops, including cache maintenance operations. The following instructions are not counted: +//0 Invalidations which do not result in data being transferred out of the L1. +//0 Full-line writes which write to L2 without writing L1, such as write streaming mode"
},
{
"code": 22,
"refs": [
0
],
"name": "L2D_CACHE",
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L2",
"event_bits": 3,
"event_lsb": 22,
"trace_lsb": 22,
"description": "L2 data cache access. This event counts any transaction from L1 which looks up in the L2 cache, and any write-back from the L1 to the L2. Snoops from outside the core and cache maintenance operations are not counted"
},
{
"code": 23,
"refs": [
0
],
"name": "L2D_CACHE_REFILL",
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L2",
"event_bits": 3,
"event_lsb": 25,
"trace_lsb": 25,
"description": "L2 data cache refill. This event counts any cacheable transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted"
},
{
"code": 24,
"refs": [
0
],
"name": "L2D_CACHE_WB",
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L2",
"event_bits": 3,
"event_lsb": 28,
"trace_lsb": 28,
"description": "L2 data cache write-back. This event counts any write-back of data from the L2 cache to outside the core. This includes snoops to the L2 which return data, regardless of whether they cause an invalidation. Invalidations from the L2 which do not write data outside of the core and snoops which return data from the L1 are not counted"
},
{
"code": 25,
"refs": [
0
],
"name": "BUS_ACCESS",
"architectural": false,
"type": "UEVT",
"component": "BUS",
"event_bits": 2,
"event_lsb": 31,
"trace_lsb": 31,
"description": "Bus access. This event counts for every beat of data transferred over the data channels between the core and the SCU. If both read and write data beats are transferred on a given cycle, this event is counted twice on that cycle. This event counts the sum of BUS_ACCESS_RD and BUS_ACCESS_WR"
},
{
"code": 26,
"refs": [
0
],
"name": "MEMORY_ERROR",
"type": "UEVT",
"event_bits": 1,
"event_lsb": 33,
"trace_lsb": 33,
"description": "Local memory error. This event counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs"
},
{
"code": 27,
"refs": [
0
],
"name": "INST_SPEC",
"architectural": false,
"type": "UEVT",
"event_bits": 3,
"event_lsb": 34,
"trace_lsb": 34,
"description": "Operation speculatively executed"
},
{
"code": 28,
"refs": [
0
],
"name": "TTBR_WRITE_RETIRED",
"architectural": true,
"type": "INS",
"event_bits": 1,
"event_lsb": 37,
"trace_lsb": 37,
"description": "Instruction architecturally executed, condition code check pass, write to TTBR.This event only counts writes to TTBR0/TTBR1 in AArch32 state and TTBR0_EL1/TTBR1_EL1 in AArch64 state. The following instructions are not counted: +//0 Accesses to TTBR0_EL12/TTBR1_EL12 or TTBR0_EL2/ TTBR1_EL2"
},
{
"code": 29,
"refs": [
0
],
"name": "BUS_CYCLES",
"architectural": false,
"type": "UEVT",
"component": "BUS",
"event_bits": 1,
"event_lsb": 38,
"trace_lsb": 38,
"description": "Bus cycles. This event duplicates CPU_CYCLES"
},
{
"code": 30,
"refs": [
0
],
"name": "CHAIN",
"for_driver": true,
"type": "UEVT",
"event_bits": 1,
"event_lsb": 39,
"trace_lsb": 39,
"description": "For odd-numbered counters, increments the count by one for each overflow of the preceding even-numbered counter. For even-numbered counters, there is no increment"
},
{
"code": 32,
"refs": [
0
],
"name": "L2D_CACHE_ALLOCATE",
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L2",
"event_bits": 2,
"event_lsb": 40,
"trace_lsb": 40,
"description": "L2 data cache allocation without refill. This event counts any full cache line write into the L2 cache which does not cause a linefill, including write-backs from L1 to L2 and full-line writes which do not allocate into L1"
},
{
"code": 33,
"refs": [
0
],
"name": "BR_RETIRED",
"architectural": true,
"type": "EXC",
"event_bits": 1,
"event_lsb": 42,
"trace_lsb": 42,
"description": "Instruction architecturally executed, branch. This event counts all branches, taken or not. This excludes exception entries, debug entries and CCFAIL branches"
},
{
"code": 34,
"refs": [
0
],
"name": "BR_MIS_PRED_RETIRED",
"architectural": false,
"type": "UEVT",
"subtype": "MISPREDICT",
"component": "BPU",
"event_bits": 1,
"event_lsb": 43,
"trace_lsb": 43,
"description": "Instruction architecturally executed, mispredicted branch. This event counts any branch counted by BR_RETIRED which is not correctly predicted and causes a pipeline flush"
},
{
"code": 35,
"refs": [
0
],
"name": "STALL_FRONTEND",
"architectural": false,
"type": "CYCLE",
"event_bits": 1,
"event_lsb": 44,
"trace_lsb": 44,
"description": "No operation issued because of the frontend. The counter counts on any cycle when there are no fetched instructions available to dispatch"
},
{
"code": 36,
"refs": [
0
],
"name": "STALL_BACKEND",
"architectural": false,
"type": "CYCLE",
"event_bits": 1,
"event_lsb": 45,
"trace_lsb": 45,
"description": "No operation issued because of the backend. The counter counts on any cycle fetched instructions are not dispatched due to resource constraints"
},
{
"code": 37,
"refs": [
0
],
"name": "L1D_TLB",
"architectural": false,
"type": "UEVT",
"component": "L1DTLB",
"event_bits": 3,
"event_lsb": 46,
"trace_lsb": 46,
"description": "Level 1 data TLB access. This event counts any load or store operation which accesses the data L1 TLB. If both a load and a store are executed on a cycle, this event counts twice. This event counts regardless of whether the MMU is enabled"
},
{
"code": 38,
"refs": [
0
],
"name": "L1I_TLB",
"architectural": false,
"type": "UEVT",
"component": "L1ITLB",
"event_bits": 1,
"event_lsb": 168,
"trace_lsb": 168,
"description": "Level 1 instruction TLB access. This event counts any instruction fetch which accesses the instruction L1 TLB.This event counts regardless of whether the MMU is enabled"
},
{
"code": 41,
"refs": [
0
],
"name": "L3D_CACHE_ALLOCATE",
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L3",
"event_bits": 1,
"event_lsb": 157,
"trace_lsb": 157,
"description": "Attributable L3 data or unified cache allocation without refill. This event counts any full cache line write into the L3 cache which does not cause a linefill, including write-backs from L2 to L3 and full-line writes which do not allocate into L2"
},
{
"code": 42,
"refs": [
0
],
"name": "L3D_CACHE_REFILL",
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L3",
"event_bits": 2,
"event_lsb": 158,
"trace_lsb": 158,
"description": "Attributable Level 3 unified cache refill. This event counts for any cacheable read transaction returning data from the SCU for which the data source was outside the cluster. Transactions such as ReadUnique are counted here as 'read' transactions, even though they can be generated by store instructions"
},
{
"code": 43,
"refs": [
0
],
"name": "L3D_CACHE",
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L3",
"event_bits": 1,
"event_lsb": 160,
"trace_lsb": 160,
"description": "Attributable Level 3 unified cache access. This event counts for any cacheable read transaction returning data from the SCU, or for any cacheable write to the SCU"
},
{
"code": 45,
"refs": [
0
],
"name": "L2D_TLB_REFILL",
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 1,
"event_lsb": 49,
"trace_lsb": 49,
"description": "Attributable L2 data or unified TLB refill. This event counts on any refill of the L2 TLB, caused by either an instruction or data access. This event does not count if the MMU is disabled"
},
{
"code": 47,
"refs": [
0
],
"name": "L2D_TLB",
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 2,
"event_lsb": 50,
"trace_lsb": 50,
"description": "Attributable L2 data or unified TLB access. This event counts on any access to the L2 TLB (caused by a refill of any of the L1 TLBs). This event does not count if the MMU is disabled"
},
{
"code": 49,
"refs": [
0
],
"name": "REMOTE_ACCESS",
"type": "UEVT",
"event_bits": 1,
"event_lsb": 161,
"trace_lsb": 161,
"description": "Access to another socket in a multi-socket system"
},
{
"code": 52,
"refs": [
0
],
"name": "DTLB_WALK",
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 1,
"event_lsb": 52,
"trace_lsb": 52,
"description": "Access to data TLB that caused a page table walk. This event counts on any data access which causes L2D_TLB_REFILL to count"
},
{
"code": 53,
"refs": [
0
],
"name": "ITLB_WALK",
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 1,
"event_lsb": 53,
"trace_lsb": 53,
"description": "Access to instruction TLB that caused a page table walk. This event counts on any instruction access which causes L2D_TLB_REFILL to count"
},
{
"code": 54,
"refs": [
0
],
"name": "LL_CACHE_RD",
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L1D",
"event_bits": 2,
"event_lsb": 162,
"trace_lsb": 162,
"description": "Last level cache access, read. +//0 If CPUECTLR.EXTLLC is set: This event counts any cacheable read transaction which returns a data source of 'interconnect cache'. +//0 If CPUECTLR.EXTLLC is not set: This event is a duplicate of the L*D_CACHE_RD event corresponding to the last level of cache implemented - L3D_CACHE_RD if both per-core L2 and cluster L3 are implemented, L2D_CACHE_RD if only one is implemented, or L1D_CACHE_RD if neither is implemented"
},
{
"code": 55,
"refs": [
0
],
"name": "LL_CACHE_MISS_RD",
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L1D",
"event_bits": 2,
"event_lsb": 164,
"trace_lsb": 164,
"description": "Last level cache miss, read. +//0 If CPUECTLR.EXTLLC is set: This event counts any cacheable read transaction which returns a data source of 'DRAM', 'remote' or 'inter-cluster peer'. +//0 If CPUECTLR.EXTLLC is not set: This event is a duplicate of the L*D_CACHE_REFILL_RD event corresponding to the last level of cache implemented - L3D_CACHE_REFILL_RD if both percore L2 and cluster L3 are implemented, L2D_CACHE_REFILL_RD if only one is implemented, or L1D_CACHE_REFILL_RD if neither is implemented"
},
{
"code": 64,
"refs": [
0
],
"name": "L1D_CACHE_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L1D",
"description": "L1 data cache access, read. This event counts any load operation or page table walk access which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL_RD event causes this event to count. The following instructions are not counted: +//0 Cache maintenance instructions and prefetches. +//0 Non-cacheable accesses"
},
{
"code": 65,
"refs": [
0
],
"name": "L1D_CACHE_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L1D",
"event_bits": 2,
"event_lsb": 56,
"trace_lsb": 56,
"description": "L1 data cache access, write. This event counts any store operation which looks up in the L1 data cache. In particular, any access which could count the L1D_CACHE_REFILL_WR event causes this event to count. The following instructions are not counted: +//0 Cache maintenance instructions and prefetches. +//0 Non-cacheable accesses"
},
{
"code": 66,
"refs": [
0
],
"name": "L1D_CACHE_REFILL_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L1D",
"event_bits": 1,
"event_lsb": 58,
"trace_lsb": 58,
"description": "L1 data cache refill, read. This event counts any load operation or page table walk access which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted: +//0 Cache maintenance instructions and prefetches. +//0 Non-cacheable accesses"
},
{
"code": 67,
"refs": [
0
],
"name": "L1D_CACHE_REFILL_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L1D",
"event_bits": 1,
"event_lsb": 59,
"trace_lsb": 59,
"description": "L1 data cache refill, write. This event counts any store operation which causes data to be read from outside the L1, including accesses which do not allocate into L1. The following instructions are not counted: +//0 Cache maintenance instructions and prefetches. +//0 Stores of an entire cache line, even if they make a coherency request outside the L1. +//0 Partial cache line writes which do not allocate into the L1 cache. +//0 Non-cacheable accesses"
},
{
"code": 68,
"refs": [
0
],
"name": "L1D_CACHE_REFILL_INNER",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "REFILL",
"component": "L1D",
"event_bits": 1,
"event_lsb": 60,
"trace_lsb": 60,
"description": "L1 data cache refill, inner. This event counts any L1 D-cache linefill (as counted by L1D_CACHE_REFILL) which hits in the L2 cache, L3 cache or another core in the cluster"
},
{
"code": 69,
"refs": [
0
],
"name": "L1D_CACHE_REFILL_OUTER",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "REFILL",
"component": "L1D",
"event_bits": 1,
"event_lsb": 61,
"trace_lsb": 61,
"description": "L1 data cache refill, outer. This event counts any L1 D-cache linefill (as counted by L1D_CACHE_REFILL) which does not hit in the L2 cache, L3 cache or another core in the cluster, and instead obtains data from outside the cluster"
},
{
"code": 70,
"refs": [
0
],
"name": "L1D_CACHE_WB_VICTIM",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L1D",
"event_bits": 1,
"event_lsb": 62,
"trace_lsb": 62,
"description": "L1 data cache write-back, victim"
},
{
"code": 71,
"refs": [
0
],
"name": "L1D_CACHE_WB_CLEAN",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L1D",
"event_bits": 1,
"event_lsb": 63,
"trace_lsb": 63,
"description": "L1 data cache write-back cleaning and coherency"
},
{
"code": 72,
"refs": [
0
],
"name": "L1D_CACHE_INVAL",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L1D",
"event_bits": 1,
"event_lsb": 64,
"trace_lsb": 64,
"description": "L1 data cache invalidate"
},
{
"code": 76,
"refs": [
0
],
"name": "L1D_TLB_REFILL_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L1DTLB",
"event_bits": 1,
"event_lsb": 65,
"trace_lsb": 65,
"description": "L1 data TLB refill, read"
},
{
"code": 77,
"refs": [
0
],
"name": "L1D_TLB_REFILL_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L1DTLB",
"event_bits": 1,
"event_lsb": 66,
"trace_lsb": 66,
"description": "L1 data TLB refill, write"
},
{
"code": 78,
"refs": [
0
],
"name": "L1D_TLB_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L1DTLB",
"event_bits": 2,
"event_lsb": 67,
"trace_lsb": 67,
"description": "L1 data TLB access, read"
},
{
"code": 79,
"refs": [
0
],
"name": "L1D_TLB_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L1DTLB",
"event_bits": 2,
"event_lsb": 69,
"trace_lsb": 69,
"description": "L1 data TLB access, write"
},
{
"code": 80,
"refs": [
0
],
"name": "L2D_CACHE_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L2",
"event_bits": 2,
"event_lsb": 71,
"trace_lsb": 71,
"description": "L2 data cache access, read. This event counts any read transaction from L1 which looks up in the L2 cache. Snoops from outside the core are not counted"
},
{
"code": 81,
"refs": [
0
],
"name": "L2D_CACHE_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L2",
"event_bits": 2,
"event_lsb": 73,
"trace_lsb": 73,
"description": "L2 data cache access, write. This event counts any write transaction from L1 which looks up in the L2 cache or any write-back from L1 which allocates into the L2 cache. Snoops from outside the core are not counted"
},
{
"code": 82,
"refs": [
0
],
"name": "L2D_CACHE_REFILL_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "READ",
"component": "L2",
"event_bits": 2,
"event_lsb": 75,
"trace_lsb": 75,
"description": "L2 data cache refill, read. This event counts any cacheable read transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are counted here as 'read' transactions, even though they can be generated by store instructions"
},
{
"code": 83,
"refs": [
0
],
"name": "L2D_CACHE_REFILL_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L2",
"event_bits": 2,
"event_lsb": 77,
"trace_lsb": 77,
"description": "L2 data cache refill, write. This event counts any write transaction from L1 which causes data to be read from outside the core. L2 refills caused by stashes into L2 should not be counted. Transactions such as ReadUnique are not counted as write transactions"
},
{
"code": 86,
"refs": [
0
],
"name": "L2D_CACHE_WB_VICTIM",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L2",
"event_bits": 2,
"event_lsb": 79,
"trace_lsb": 79,
"description": "L2 data cache write-back, victim"
},
{
"code": 87,
"refs": [
0
],
"name": "L2D_CACHE_WB_CLEAN",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"subtype": "WRITE",
"component": "L2",
"event_bits": 2,
"event_lsb": 81,
"trace_lsb": 81,
"description": "L2 data cache write-back, cleaning and coherency"
},
{
"code": 88,
"refs": [
0
],
"name": "L2D_CACHE_INVAL",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L2",
"event_bits": 2,
"event_lsb": 83,
"trace_lsb": 83,
"description": "L2 data cache invalidate"
},
{
"code": 92,
"refs": [
0
],
"name": "L2D_TLB_REFILL_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 1,
"event_lsb": 85,
"trace_lsb": 85,
"description": "L2 data or unified TLB refill, read"
},
{
"code": 93,
"refs": [
0
],
"name": "L2D_TLB_REFILL_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 1,
"event_lsb": 86,
"trace_lsb": 86,
"description": "L2 data or unified TLB refill, write"
},
{
"code": 94,
"refs": [
0
],
"name": "L2D_TLB_RD",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 2,
"event_lsb": 87,
"trace_lsb": 87,
"description": "L2 data or unified TLB access, read"
},
{
"code": 95,
"refs": [
0
],
"name": "L2D_TLB_WR",
"recommended": true,
"impdef": true,
"architectural": false,
"type": "UEVT",
"component": "L2TLB",
"event_bits": 1,
"event_lsb": 89,
"trace_lsb": 89,
"description": "L2 data or unified TLB access, write"