-
Notifications
You must be signed in to change notification settings - Fork 0
/
ALU_32b_TB.v
91 lines (75 loc) · 1.47 KB
/
ALU_32b_TB.v
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
`timescale 1ns / 1ps
////////////////////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date: 18:34:55 07/24/2020
// Design Name: ALU_32b
// Module Name: G:/program/xilinx/FPGA_Project/ALU_32b_TB.v
// Project Name: FPGA_Project
// Target Device:
// Tool versions:
// Description:
//
// Verilog Test Fixture created by ISE for module: ALU_32b
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
////////////////////////////////////////////////////////////////////////////////
module ALU_32b_TB;
// Inputs
reg [3:0] operation;
reg [31:0] data_0;
reg [31:0] data_1;
reg clock;
// Outputs
wire zero;
wire [31:0] result;
// Instantiate the Unit Under Test (UUT)
ALU_32b uut (
.operation(operation),
.data_0(data_0),
.data_1(data_1),
.clock(clock),
.zero(zero),
.result(result)
);
initial begin
// Initialize Inputs
operation = 0;
data_0 = 0;
data_1 = 0;
clock = 0;
// Wait 100 ns for global reset to finish
#100;
// Add stimulus here
operation = 4'b0000;
data_0 = 1;
data_1 = 3;
#60
operation = 4'b0001;
data_0 = 1;
data_1 = 3;
#60
operation = 4'b0010;
data_0 = 1;
data_1 = 3;
#60
operation = 4'b0110;
data_0 = 3;
data_1 = 1;
#60
operation = 4'b0111;
data_0 = 10;
data_1 = 30;
#60
operation = 4'b1100;
data_0 = 0;
data_1 = 0;
end
always #10 clock = ~clock;
endmodule