Skip to content

Actions: Auburn/FastNoise2

Actions

Trigger Benchmark

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
72 workflow runs
72 workflow runs
Event

Filter by event

Loading
Status

Filter by status

Loading
Branch
Actor

Filter by actor

Loading
Update demo node trees for new scaling generators
Trigger Benchmark #243: Commit 26c3d6e pushed by Auburn
October 23, 2023 22:48 4m 6s NewFastSIMD
October 23, 2023 22:48 4m 6s
Use ScaledGenerator base class for coherent noise nodess
Trigger Benchmark #242: Commit 5b00227 pushed by Auburn
October 19, 2023 23:45 3m 39s NewFastSIMD
October 19, 2023 23:45 3m 39s
Mark nodes as final
Trigger Benchmark #241: Commit 4f5c040 pushed by Auburn
July 27, 2023 20:55 4m 30s NewFastSIMD
July 27, 2023 20:55 4m 30s
Update FastSIMD with ARM support
Trigger Benchmark #240: Commit e4a22dd pushed by Auburn
July 26, 2023 22:15 4m 18s NewFastSIMD
July 26, 2023 22:15 4m 18s
Latest FastSIMD regcall on ClangCl
Trigger Benchmark #239: Commit b195868 pushed by Auburn
July 22, 2023 11:48 3m 51s NewFastSIMD
July 22, 2023 11:48 3m 51s
Remove ZeroUpper asm generation
Trigger Benchmark #238: Commit 627aa80 pushed by Auburn
July 20, 2023 22:16 3m 29s NewFastSIMD
July 20, 2023 22:16 3m 29s
Enable vectorcall for MSVC and Clang
Trigger Benchmark #237: Commit 7622629 pushed by Auburn
July 20, 2023 22:07 3m 36s NewFastSIMD
July 20, 2023 22:07 3m 36s
Test disable VECTORCALL
Trigger Benchmark #236: Commit c93db4a pushed by Auburn
July 20, 2023 09:39 3m 55s NewFastSIMD
July 20, 2023 09:39 3m 55s
Fixup and enable AVX512
Trigger Benchmark #235: Commit b2d63ba pushed by Auburn
July 19, 2023 20:51 3m 28s NewFastSIMD
July 19, 2023 20:51 3m 28s
Bump Scalar register size to 4
Trigger Benchmark #234: Commit cecbf71 pushed by Auburn
July 19, 2023 18:39 5m 29s NewFastSIMD
July 19, 2023 18:39 5m 29s
Use generated FastNoise compiled feature sets array for NoiseTool and…
Trigger Benchmark #233: Commit 6c7846c pushed by Auburn
July 19, 2023 18:15 3m 49s NewFastSIMD
July 19, 2023 18:15 3m 49s
Double Sized Registers Fix compile
Trigger Benchmark #232: Commit f3f33ca pushed by Auburn
July 18, 2023 13:40 3m 20s NewFastSIMD
July 18, 2023 13:40 3m 20s
Double sized registers
Trigger Benchmark #231: Commit c859147 pushed by Auburn
July 18, 2023 13:34 2m 42s NewFastSIMD
July 18, 2023 13:34 2m 42s
Trigger Benchmark
Trigger Benchmark #230: Manually run by Auburn
July 17, 2023 22:16 3m 23s NewFastSIMD
July 17, 2023 22:16 3m 23s
Trigger Benchmark
Trigger Benchmark #229: Manually run by Auburn
July 17, 2023 20:13 2m 57s NewFastSIMD
July 17, 2023 20:13 2m 57s
Trigger Benchmark
Trigger Benchmark #228: Manually run by Auburn
July 17, 2023 16:33 53s NewFastSIMD
July 17, 2023 16:33 53s
Trigger Benchmark
Trigger Benchmark #227: Manually run by Auburn
July 16, 2023 23:16 3m 24s master
July 16, 2023 23:16 3m 24s
Trigger Benchmark
Trigger Benchmark #226: Manually run by Auburn
July 16, 2023 23:05 2m 57s master
July 16, 2023 23:05 2m 57s
Trigger Benchmark
Trigger Benchmark #225: Manually run by Auburn
July 14, 2023 23:36 2m 54s master
July 14, 2023 23:36 2m 54s
Disable SIMDUnitTest since latest MSVC fails to compile it with no error
Trigger Benchmark #224: Commit 0928ca2 pushed by Auburn
June 5, 2023 20:13 2m 53s master
June 5, 2023 20:13 2m 53s
Fix some compiler warnings
Trigger Benchmark #223: Commit 561dea0 pushed by Auburn
June 5, 2023 19:56 3m 13s master
June 5, 2023 19:56 3m 13s
Bump version 0.10.0
Trigger Benchmark #222: Commit 9b75083 pushed by Auburn
April 22, 2023 19:22 3m 42s master
April 22, 2023 19:22 3m 42s