-
Notifications
You must be signed in to change notification settings - Fork 2
/
r4000.c
740 lines (667 loc) · 17.3 KB
/
r4000.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
#include "r4000.h"
#include "EmuWoW.h"
#include <windows.h>
extern char* reg[32];
BOOLEAN logging_instructions = 1;
BOOLEAN logging_functions = 1;
void mips_disasm(uint32_t pc, uint32_t op);
DWORD MIPS_ExecuteEmulatedProcedure(PThreadContext pContext, DWORD dwTargetAddress, DWORD* pDwParamList, DWORD nParams) {
MIPS* pCPU = &(pContext->cpu);
DWORD dwCurrentArg;
DWORD dwOldRA = pCPU->regs[31];
pCPU->regs[29] -= 16;
pCPU->regs[31] = 0xFFFFFF00;
pCPU->pc = dwTargetAddress;
for (dwCurrentArg = 0; dwCurrentArg < nParams; dwCurrentArg++) {
if (dwCurrentArg < 4) {
pCPU->regs[dwCurrentArg + 4] = pDwParamList[dwCurrentArg];
}
}
//printf("Executing callback with parameters (%p, %p, %p, %p)\n", pDwParamList[0], pDwParamList[1], pDwParamList[2], pDwParamList[3]);
while (pCPU->pc != 0xFFFFFF00) {
//r4000_step(pCPU);
pContext->fn_ptrs->step(pContext);
}
pCPU->regs[31] = dwOldRA;
pCPU->regs[29] += 16;
if (pContext->dbg_state.print_functions) {
printf(" <Callback completed with result %p>\n", pCPU->regs[2]);
}
return pCPU->regs[2];
}
VOID MIPS_StubExport(PDWORD pFn, LPVOID pReal, LPSTR pName, LPSTR DllName) {
pFn[0] = 0x4C000000; //APICALL
pFn[1] = pReal;
pFn[2] = pName;
pFn[3] = DllName;
}
DWORD MIPS_QueryMemoryState(PThreadContext pContext){
return pContext->cpu.memory_state;
}
DWORD MIPS_get_pc(PThreadContext pContext){
return pContext->cpu.pc;
}
DWORD MIPS_get_ra(PThreadContext pContext) {
return pContext->cpu.regs[31];
}
void MIPS_dump_registers(PThreadContext pContext){
int i, p;
for(i = 0; i < 32; i++){
if(i % 4 == 0){
printf("\n");
}
printf("%s: %p ", reg[i], pContext->cpu.regs[i]);
}
printf("\n\n");
}
void MIPS_set_sp(PThreadContext pContext, DWORD val){
pContext->cpu.regs[29] = val;
}
void MIPS_set_pc(PThreadContext pContext, DWORD val){
pContext->cpu.pc = val;
}
void MIPS_step(PThreadContext pContext){
r4000_step(&(pContext->cpu));
}
void MIPS_AddBreakpoint(DWORD addr) {
*(DWORD*)(addr) = BRK;
}
void InitializeMIPSCPU(PCPUVTable pVTable){
pVTable->machine_type = IMAGE_FILE_MACHINE_R4000;
pVTable->step = MIPS_step;
pVTable->disasm = mips_disasm;
pVTable->dump_regs = MIPS_dump_registers;
pVTable->set_pc = MIPS_set_pc;
pVTable->set_sp = MIPS_set_sp;
pVTable->get_pc = MIPS_get_pc;
pVTable->get_ra = MIPS_get_ra;
pVTable->ExecuteEmulatedProcedure = MIPS_ExecuteEmulatedProcedure;
pVTable->QueryMemoryState = MIPS_QueryMemoryState;
pVTable->StubExport = MIPS_StubExport;
pVTable->AddBreakpoint = MIPS_AddBreakpoint;
}
void handle_reserved_instruction(uint32_t op) {
printf("Unrecognized instruction %x (opcode 0x%02x)\n", op, op >> 26);
FatalError(TlsGetValue(dwThreadContextIndex), INVINST, 0);
}
void cp1_execute(MIPS* cpu, uint32_t op) { //FPU
switch(op >> 26){
case 0x11: //COP1
switch((op >> 21) & 0x1f){
default:
printf("Unimplemented FPU operation 0x%02x: ", (op >> 21) & 0x1f);
handle_reserved_instruction(op);
break;
}
break;
case 0x31: //LWC1
m_f[RTREG] = load(uint32_t, ADDR(m_r[RSREG], s16(op)));
break;
case 0x35: //LDC1
m_f[RTREG] = load64(ADDR(m_r[RSREG], s16(op)));
break;
case 0x39: //SWC1
store(uint32_t, ADDR(m_r[RSREG], s16(op)), m_f[RTREG]);
break;
case 0x3d: //SDC1
store(uint64_t, ADDR(m_r[RSREG], s16(op)), m_f[RTREG]);
break;
default:
handle_reserved_instruction(op);
}
//printf("Floating point fuck you!\n");
//while (1);
}
void cpu_lwr(MIPS* cpu, uint32_t op) {
uint32_t offset = ADDR(m_r[RSREG], s16(op));
uint32_t shift = 8 * (offset & 3);
uint32_t mask = ~(-1 >> shift);
uint32_t temp = load(uint32_t, offset & ~3);
m_r[RTREG] = (m_r[RTREG] & mask) | (temp >> shift);
}
void cpu_lwl(MIPS* cpu, uint32_t op) {
uint32_t offset = ADDR(m_r[RSREG], s16(op));
uint32_t shift = 8 * (~offset & 3);
uint32_t mask = ~(-1 << shift);
uint32_t temp = load(uint32_t, offset & ~3);
m_r[RTREG] = (m_r[RTREG] & mask) | (temp << shift);
}
void cpu_swr(MIPS* cpu, uint32_t op) {
uint32_t offset = ADDR(m_r[RSREG], s16(op));
uint32_t shift = 8 * (offset & 3);
uint32_t mask = ~(-1 >> shift);
store(uint32_t, offset & ~3, (m_r[RTREG] >> shift) | (load(uint32_t, offset & ~3) & mask));
}
void cpu_swl(MIPS* cpu, uint32_t op) {
uint32_t offset = ADDR(m_r[RSREG], s16(op));
uint32_t shift = 8 * (~offset & 3);
uint32_t mask = ~(-1 << shift);
store(uint32_t, offset & ~3, (m_r[RTREG] << shift) | (load(uint32_t, offset & ~3) & mask));
}
INT r4000_step(MIPS* cpu) {
uint32_t op;
INT res;
cpu->memory_state |= FETCHING;
op = *(uint32_t*)(cpu->pc);
cpu->memory_state &= ~FETCHING;
if (((PThreadContext)TlsGetValue(dwThreadContextIndex))->dbg_state.print_instructions) {
printf("%p: %p ", cpu->pc, op);
mips_disasm(cpu->pc, op);
}
res = r4000_execute(cpu, op);
if (res) return res;
m_r[0] = 0;
switch (m_branch_state & STATE) {
case NONE:
m_pc += 4;
break;
case BRANCH:
m_pc = m_branch_state & TARGET;
m_branch_state = NONE;
break;
case DELAY:
m_pc += 4;
m_branch_state = (m_branch_state & TARGET) | BRANCH;
break;
case NULLIFY:
m_pc += 8;
m_branch_state = NONE;
break;
}
cpu->memory_state = 0;
return res;
}
DWORD HandleNativeInstruction(MIPS* cpu, DWORD pc){
DWORD res;
DWORD arg_list[16];
DWORD *StackArgList;
int i;
for(i = 0; i < 4; i++){
arg_list[i] = cpu->regs[4+i];
}
StackArgList = cpu->regs[29] + 16;
for (i = 4; i < 16; i++) {
arg_list[i] = StackArgList[i - 4];
}
res = ExecuteNativeFunction(*(DWORD*)(pc+4), arg_list, 16);
if ( ((PThreadContext)TlsGetValue(dwThreadContextIndex))->dbg_state.print_functions ) {
printf(" <%s returned %p> (error = %d)\n", *(DWORD*)(pc + 8), res, GetLastError());
}
return res;
}
INT r4000_execute(MIPS* cpu, uint32_t op) {
switch (op >> 26)
{
case 0x13: //APICALL
m_r[2] = HandleNativeInstruction(cpu, cpu->pc);
m_branch_state = m_r[31] | BRANCH;
break;
case 0x00: // SPECIAL
switch (op & 0x3f)
{
case 0x00: // SLL
m_r[RDREG] = s64(s32(m_r[RTREG] << SHIFT));
break;
//case 0x01: // *
case 0x02: // SRL
m_r[RDREG] = s64(s32(u32(m_r[RTREG]) >> SHIFT));
break;
case 0x03: // SRA
m_r[RDREG] = s64(s32(m_r[RTREG]) >> SHIFT);
break;
case 0x04: // SLLV
m_r[RDREG] = s64(s32(m_r[RTREG] << (m_r[RSREG] & 31)));
break;
//case 0x05: // *
case 0x06: // SRLV
m_r[RDREG] = s64(s32(u32(m_r[RTREG]) >> (m_r[RSREG] & 31)));
break;
case 0x07: // SRAV
m_r[RDREG] = s64(s32(m_r[RTREG]) >> (m_r[RSREG] & 31));
break;
case 0x08: // JR
// FIXME: address error if low bits are set
m_branch_state = ADDR(m_r[RSREG], 0) | DELAY;
break;
case 0x09: // JALR
// FIXME: address error if low bits are set
m_branch_state = ADDR(m_r[RSREG], 0) | DELAY;
m_r[RDREG] = ADDR(m_pc, 8);
break;
//case 0x0a: // *
//case 0x0b: // *
case 0x0c: // SYSCALL
break;
case 0x0d: // BREAK
return 1;
break;
//case 0x0e: // *
case 0x0f: // SYNC
break;
case 0x10: // MFHI
m_r[RDREG] = m_hi;
break;
case 0x11: // MTHI
m_hi = m_r[RSREG];
break;
case 0x12: // MFLO
m_r[RDREG] = m_lo;
break;
case 0x13: // MTLO
m_lo = m_r[RSREG];
break;
case 0x14: // DSLLV
m_r[RDREG] = m_r[RTREG] << (m_r[RSREG] & 63);
break;
//case 0x15: // *
case 0x16: // DSRLV
m_r[RDREG] = m_r[RTREG] >> (m_r[RSREG] & 63);
break;
case 0x17: // DSRAV
m_r[RDREG] = s64(m_r[RTREG]) >> (m_r[RSREG] & 63);
break;
case 0x18: // MULT
{
uint64_t product = mul_32x32(s32(m_r[RSREG]), s32(m_r[RTREG]));
m_lo = s64(s32(product));
m_hi = s64(s32(product >> 32));
}
break;
case 0x19: // MULTU
{
uint64_t product = mulu_32x32(u32(m_r[RSREG]), u32(m_r[RTREG]));
m_lo = s64(s32(product));
m_hi = s64(s32(product >> 32));
}
break;
case 0x1a: // DIV
if (m_r[RTREG])
{
m_lo = s64(s32(m_r[RSREG]) / s32(m_r[RTREG]));
m_hi = s64(s32(m_r[RSREG]) % s32(m_r[RTREG]));
}
break;
case 0x1b: // DIVU
if (m_r[RTREG])
{
m_lo = s64(s32(u32(m_r[RSREG]) / u32(m_r[RTREG])));
m_hi = s64(s32(u32(m_r[RSREG]) % u32(m_r[RTREG])));
}
break;
case 0x20: // ADD
{
uint32_t sum = u32(m_r[RSREG]) + u32(m_r[RTREG]);
// overflow: (sign(addend0) == sign(addend1)) && (sign(addend0) != sign(sum))
m_r[RDREG] = s64(s32(sum));
}
break;
case 0x21: // ADDU
m_r[RDREG] = s64(s32(u32(m_r[RSREG]) + u32(m_r[RTREG])));
break;
case 0x22: // SUB
{
uint32_t difference = u32(m_r[RSREG]) - u32(m_r[RTREG]);
// overflow: (sign(minuend) != sign(subtrahend)) && (sign(minuend) != sign(difference))
m_r[RDREG] = s64(s32(difference));
}
break;
case 0x23: // SUBU
m_r[RDREG] = s64(s32(u32(m_r[RSREG]) - u32(m_r[RTREG])));
break;
case 0x24: // AND
m_r[RDREG] = m_r[RSREG] & m_r[RTREG];
break;
case 0x25: // OR
m_r[RDREG] = m_r[RSREG] | m_r[RTREG];
break;
case 0x26: // XOR
m_r[RDREG] = m_r[RSREG] ^ m_r[RTREG];
break;
case 0x27: // NOR
m_r[RDREG] = ~(m_r[RSREG] | m_r[RTREG]);
break;
//case 0x28: // *
//case 0x29: // *
case 0x2a: // SLT
m_r[RDREG] = s64(m_r[RSREG]) < s64(m_r[RTREG]);
break;
case 0x2b: // SLTU
m_r[RDREG] = m_r[RSREG] < m_r[RTREG];
break;
case 0x2d: // DADDU
m_r[RDREG] = m_r[RSREG] + m_r[RTREG];
break;
case 0x2f: // DSUBU
m_r[RDREG] = m_r[RSREG] - m_r[RTREG];
break;
case 0x30: // TGE
if (s64(m_r[RSREG]) >= s64(m_r[RTREG]))
cpu_exception(EXCEPTION_TR);
break;
case 0x31: // TGEU
if (m_r[RSREG] >= m_r[RTREG])
cpu_exception(EXCEPTION_TR);
break;
case 0x32: // TLT
if (s64(m_r[RSREG]) < s64(m_r[RTREG]))
cpu_exception(EXCEPTION_TR);
break;
case 0x33: // TLTU
if (m_r[RSREG] < m_r[RTREG])
cpu_exception(EXCEPTION_TR);
break;
case 0x34: // TEQ
if (m_r[RSREG] == m_r[RTREG])
cpu_exception(EXCEPTION_TR);
break;
//case 0x35: // *
case 0x36: // TNE
if (m_r[RSREG] != m_r[RTREG])
cpu_exception(EXCEPTION_TR);
break;
//case 0x37: // *
case 0x38: // DSLL
m_r[RDREG] = m_r[RTREG] << SHIFT;
break;
//case 0x39: // *
case 0x3a: // DSRL
m_r[RDREG] = m_r[RTREG] >> SHIFT;
break;
case 0x3b: // DSRA
m_r[RDREG] = s64(m_r[RTREG]) >> SHIFT;
break;
case 0x3c: // DSLL32
m_r[RDREG] = m_r[RTREG] << (SHIFT + 32);
break;
//case 0x3d: // *
case 0x3e: // DSRL32
m_r[RDREG] = m_r[RTREG] >> (SHIFT + 32);
break;
case 0x3f: // DSRA32
m_r[RDREG] = s64(m_r[RTREG]) >> (SHIFT + 32);
break;
default:
handle_reserved_instruction(op);
break;
}
break;
case 0x01: // REGIMM
switch ((op >> 16) & 0x1f)
{
case 0x00: // BLTZ
if (s64(m_r[RSREG]) < 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
break;
case 0x01: // BGEZ
if (s64(m_r[RSREG]) >= 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
break;
case 0x02: // BLTZL
if (s64(m_r[RSREG]) < 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
break;
case 0x03: // BGEZL
if (s64(m_r[RSREG]) >= 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
break;
//case 0x04: // *
//case 0x05: // *
//case 0x06: // *
//case 0x07: // *
case 0x08: // TGEI
if (s64(m_r[RSREG]) >= s16(op))
cpu_exception(EXCEPTION_TR);
break;
case 0x09: // TGEIU
if (m_r[RSREG] >= u64(s64(s16(op))))
cpu_exception(EXCEPTION_TR);
break;
case 0x0a: // TLTI
if (s64(m_r[RSREG]) < s16(op))
cpu_exception(EXCEPTION_TR);
break;
case 0x0b: // TLTIU
if (m_r[RSREG] >= u64(s64(s16(op))))
cpu_exception(EXCEPTION_TR);
break;
case 0x0c: // TEQI
if (m_r[RSREG] == u64(s64(s16(op))))
cpu_exception(EXCEPTION_TR);
break;
//case 0x0d: // *
case 0x0e: // TNEI
if (m_r[RSREG] != u64(s64(s16(op))))
cpu_exception(EXCEPTION_TR);
break;
//case 0x0f: // *
case 0x10: // BLTZAL
if (s64(m_r[RSREG]) < 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
m_r[31] = ADDR(m_pc, 8);
break;
case 0x11: // BGEZAL
if (s64(m_r[RSREG]) >= 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
m_r[31] = ADDR(m_pc, 8);
break;
case 0x12: // BLTZALL
if (s64(m_r[RSREG]) < 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
m_r[31] = ADDR(m_pc, 8);
break;
case 0x13: // BGEZALL
if (s64(m_r[RSREG]) >= 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
m_r[31] = ADDR(m_pc, 8);
break;
//case 0x14: // *
//case 0x15: // *
//case 0x16: // *
//case 0x17: // *
//case 0x18: // *
//case 0x19: // *
//case 0x1a: // *
//case 0x1b: // *
//case 0x1c: // *
//case 0x1d: // *
//case 0x1e: // *
//case 0x1f: // *
default:
// * Operation codes marked with an asterisk cause reserved
// instruction exceptions in all current implementations and are
// reserved for future versions of the architecture.
handle_reserved_instruction(op);
break;
}
break;
case 0x02: // J
m_branch_state = (ADDR(m_pc, 4) & ~0x0fffffff) | ((op & 0x03ffffff) << 2) | DELAY;
break;
case 0x03: // JAL
m_branch_state = (ADDR(m_pc, 4) & ~0x0fffffff) | ((op & 0x03ffffff) << 2) | DELAY;
m_r[31] = ADDR(m_pc, 8);
break;
case 0x04: // BEQ
if (m_r[RSREG] == m_r[RTREG])
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
break;
case 0x05: // BNE
if (m_r[RSREG] != m_r[RTREG]) {
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
}
break;
case 0x06: // BLEZ
if (s64(m_r[RSREG]) <= 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
break;
case 0x07: // BGTZ
if (s64(m_r[RSREG]) > 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
break;
case 0x08: // ADDI
{
uint32_t sum = u32(m_r[RSREG]) + s16(op);
// overflow: (sign(addend0) == sign(addend1)) && (sign(addend0) != sign(sum))
if (!BIT(u32(m_r[RSREG]) ^ s32(s16(op)), 31) && BIT(u32(m_r[RSREG]) ^ sum, 31))
cpu_exception(EXCEPTION_OV);
else
m_r[RTREG] = s64(s32(sum));
}
break;
case 0x09: // ADDIU
m_r[RTREG] = s64(s32(u32(m_r[RSREG]) + s16(op)));
break;
case 0x0a: // SLTI
m_r[RTREG] = s64(m_r[RSREG]) < s64(s16(op));
break;
case 0x0b: // SLTIU
m_r[RTREG] = m_r[RSREG] < u64(s64(s16(op)));
break;
case 0x0c: // ANDI
m_r[RTREG] = m_r[RSREG] & u16(op);
break;
case 0x0d: // ORI
m_r[RTREG] = m_r[RSREG] | u16(op);
break;
case 0x0e: // XORI
m_r[RTREG] = m_r[RSREG] ^ u16(op);
break;
case 0x0f: // LUI
m_r[RTREG] = s64(s16(op)) << 16;
break;
case 0x10: // COP0
cp0_execute(op);
break;
case 0x11: // COP1
cp1_execute(cpu, op);
break;
case 0x12: // COP2
cp2_execute(op);
break;
/*case 0x13: // COP1X
cp1x_execute(op);
break;*/
case 0x14: // BEQL
if (m_r[RSREG] == m_r[RTREG])
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
break;
case 0x15: // BNEL
if (m_r[RSREG] != m_r[RTREG])
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
break;
case 0x16: // BLEZL
if (s64(m_r[RSREG]) <= 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
break;
case 0x17: // BGTZL
if (s64(m_r[RSREG]) > 0)
m_branch_state = ADDR(m_pc + 4, s32(s16(op)) << 2) | DELAY;
else
m_branch_state = NULLIFY;
break;
case 0x19: // DADDIU
m_r[RTREG] = m_r[RSREG] + s64(s16(op));
break;
case 0x20: // LB
cpu->memory_state |= READING;
m_r[RTREG] = load(int8_t, ADDR(m_r[RSREG], s16(op)));
break;
case 0x21: // LH
cpu->memory_state |= READING;
m_r[RTREG] = load(int16_t, ADDR(m_r[RSREG], s16(op)));
break;
case 0x22: // LWL
cpu->memory_state |= READING;
cpu_lwl(cpu, op);
break;
case 0x23: // LW
cpu->memory_state |= READING;
m_r[RTREG] = load(int32_t, ADDR(m_r[RSREG], s16(op)));
break;
case 0x24: // LBU
cpu->memory_state |= READING;
m_r[RTREG] = load(int8_t, ADDR(m_r[RSREG], s16(op)));
break;
case 0x25: // LHU
cpu->memory_state |= READING;
m_r[RTREG] = load(uint16_t, ADDR(m_r[RSREG], s16(op)));
break;
case 0x26: // LWR
cpu->memory_state |= READING;
cpu_lwr(cpu, op);
break;
case 0x27: // LWU
cpu->memory_state |= READING;
m_r[RTREG] = load(uint32_t, ADDR(m_r[RSREG], s16(op)));
break;
case 0x28: // SB
cpu->memory_state |= WRITING;
store(uint8_t, ADDR(m_r[RSREG], s16(op)), m_r[RTREG]);
break;
case 0x29: // SH
cpu->memory_state |= WRITING;
store(uint16_t, ADDR(m_r[RSREG], s16(op)), m_r[RTREG]);
break;
case 0x2a: // SWL
cpu->memory_state |= WRITING;
cpu_swl(cpu, op);
break;
case 0x2b: // SW
cpu->memory_state |= WRITING;
store(uint32_t, ADDR(m_r[RSREG], s16(op)), m_r[RTREG]);
break;
case 0x2e: // SWR
cpu->memory_state |= WRITING;
cpu_swr(cpu, op);
break;
case 0x2f: // CACHE
cp0_cache(op);
break;
case 0x31: // LWC1
cp1_execute(cpu, op);
break;
case 0x32: // LWC2
cp2_execute(op);
break;
case 0x35: // LDC1
cp1_execute(cpu, op);
break;
case 0x36: // LDC2
cp2_execute(op);
break;
case 0x39: // SWC1
cp1_execute(cpu, op);
break;
case 0x3a: // SWC2
cp2_execute(op);
break;
//case 0x3b: // *
case 0x3d: // SDC1
cp1_execute(cpu, op);
break;
case 0x3e: // SDC2
cp2_execute(op);
break;
default:
// * Operation codes marked with an asterisk cause reserved instruction
// exceptions in all current implementations and are reserved for future
// versions of the architecture.
handle_reserved_instruction(op);
break;
}
return 0;
}