forked from rickliu2000/Lumia930Pkg
-
Notifications
You must be signed in to change notification settings - Fork 5
/
Lumia830Pkg.dec
134 lines (119 loc) · 7.33 KB
/
Lumia830Pkg.dec
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
[Defines]
DEC_SPECIFICATION = 0x00010005
PACKAGE_NAME = Lumia830Pkg
PACKAGE_GUID = cd560434-f88c-4e47-971b-152fdbfd18df
PACKAGE_VERSION = 0.1
[Includes.common]
Include # Root include for the package
[Guids.common]
gLumia830PkgTokenSpaceGuid = { 0x4c59628e, 0x0a8a, 0x4099, { 0x8d, 0xe5, 0xf2, 0x08, 0xff, 0x80, 0xc4, 0xbf } }
gQcomTokenSpaceGuid = { 0x59f58449, 0x99e1, 0x4a19, { 0x86, 0x65, 0x12, 0xd6, 0x37, 0xed, 0xbe, 0x5e } }
[Protocols]
gQcomBamProtocolGuid = { 0xacdd545a, 0xf1f6, 0x4272, { 0x81, 0xc5, 0x04, 0x93, 0xe3, 0x58, 0x05, 0x32 } }
gQcomClockProtocolGuid = { 0x4fcc91c2, 0x9c4f, 0x4e3c, { 0xa6, 0x73, 0xc6, 0xdf, 0x62, 0xe0, 0x41, 0xd5 } }
gQcomGpioTlmmProtocolGuid = { 0x8054947b, 0x3223, 0x407a, { 0xa1, 0xcc, 0x31, 0x22, 0x2f, 0x80, 0x66, 0x40 } }
gQcomGpioTlmmInterruptProtocolGuid = { 0x1634c987, 0x50a7, 0x4f98, { 0x88, 0xf0, 0x7e, 0xbc, 0x60, 0x11, 0xa5, 0x32 } }
gQcomSpmiProtocolGuid = { 0xa95ee608, 0x52be, 0x46c9, { 0x9f, 0x78, 0x03, 0x86, 0x42, 0xdb, 0xd0, 0x7c } }
gQcomPm8x41ProtocolGuid = { 0xb6e811d5, 0x1dce, 0x4ccb, { 0xaf, 0x21, 0xe9, 0xf7, 0xef, 0x68, 0x60, 0x7b } }
gQcomSmemProtocolGuid = { 0xe738ff9d, 0x020f, 0x4ecd, { 0x87, 0xfc, 0xd5, 0x82, 0x50, 0x75, 0xaa, 0xcd } }
gEFIDroidKeypadDeviceProtocolGuid = { 0xb27625b5, 0x0b6c, 0x4614, { 0xaa, 0x3c, 0x33, 0x13, 0xb5, 0x1d, 0x36, 0x46 } }
gQcomRpmProtocolGuid = { 0x10c51490, 0xd3b6, 0x45de, { 0xb6, 0xfc, 0x8f, 0x46, 0xa2, 0xeb, 0x8e, 0x01 } }
[PcdsFixedAtBuild.common]
# Simple FrameBuffer
gLumia830PkgTokenSpaceGuid.PcdMipiFrameBufferAddress|0x0FF00000|UINT32|0x30
gLumia830PkgTokenSpaceGuid.PcdMipiFrameBufferWidth|720|UINT32|0x31
gLumia830PkgTokenSpaceGuid.PcdMipiFrameBufferHeight|1280|UINT32|0x32
gLumia830PkgTokenSpaceGuid.PcdMipiFrameBufferPixelBpp|32|UINT32|0x33
gLumia830PkgTokenSpaceGuid.PcdMipiFrameBufferVisibleWidth|720|UINT32|0x34
gLumia830PkgTokenSpaceGuid.PcdMipiFrameBufferVisibleHeight|1280|UINT32|0x35
gArmPlatformTokenSpaceGuid.PcdSystemMemoryUefiRegionSize|0x00001000|UINT32|0x00000036
#gArmPlatformTokenSpaceGuid.PcdCPUCoresStackBase|0x00C00000|UINT64|0x00000037
gArmPlatformTokenSpaceGuid.PcdCPUCorePrimaryStackSize|0x10000|UINT32|0x00000038
gArmPlatformTokenSpaceGuid.PcdCPUCoreSecondaryStackSize|0x10000|UINT32|0x00000039
# Memory allocation
gLumia830PkgTokenSpaceGuid.PcdPreAllocatedMemorySize|0x3CD00000|UINT64|0x00000a106
gLumia830PkgTokenSpaceGuid.PcdUefiMemPoolSize|0x03300000|UINT32|0x00000a107
# QTimer
gQcomTokenSpaceGuid.PcdQTimerBase|0xF9021000|UINT64|0x00000050
# GpioTlmmDxe and GpioTlmmInterruptDxe
gQcomTokenSpaceGuid.PcdGpioTlmmBaseAddress|0|UINT64|0x00000100
gQcomTokenSpaceGuid.PcdGpioTlmmSummaryIrq|0|UINT64|0x00000101
gQcomTokenSpaceGuid.PcdGpioTlmmIoOffset|0|UINT64|0x00000102
gQcomTokenSpaceGuid.PcdGpioTlmmIoElementSize|0|UINT64|0x00000103
gQcomTokenSpaceGuid.PcdGpioTlmmCtlOffset|0|UINT64|0x00000104
gQcomTokenSpaceGuid.PcdGpioTlmmCtlElementSize|0|UINT64|0x00000105
gQcomTokenSpaceGuid.PcdGpioTlmmIntrCfgOffset|0|UINT64|0x00000106
gQcomTokenSpaceGuid.PcdGpioTlmmIntrCfgElementSize|0|UINT64|0x00000107
gQcomTokenSpaceGuid.PcdGpioTlmmIntrStatusOffset|0|UINT64|0x00000108
gQcomTokenSpaceGuid.PcdGpioTlmmIntrStatusElementSize|0|UINT64|0x00000109
gQcomTokenSpaceGuid.PcdGpioTlmmIntrTargetOffset|0|UINT64|0x0000010a
gQcomTokenSpaceGuid.PcdGpioTlmmIntrTargetElementSize|0|UINT64|0x0000010b
gQcomTokenSpaceGuid.PcdGpioTlmmIntrEnableBit|0|UINT64|0x0000010c
gQcomTokenSpaceGuid.PcdGpioTlmmIntrStatusBit|0|UINT64|0x0000010d
gQcomTokenSpaceGuid.PcdGpioTlmmIntrAckHigh|FALSE|BOOLEAN|0x0000010e
gQcomTokenSpaceGuid.PcdGpioTlmmIntrTargetBit|0|UINT64|0x0000010f
gQcomTokenSpaceGuid.PcdGpioTlmmIntrTargetKpssValue|0|UINT64|0x00000110
gQcomTokenSpaceGuid.PcdGpioTlmmIntrRawStatusBit|0|UINT64|0x00000111
gQcomTokenSpaceGuid.PcdGpioTlmmIntrPolarityBit|0|UINT64|0x00000112
gQcomTokenSpaceGuid.PcdGpioTlmmIntrDetectionBit|0|UINT64|0x00000113
gQcomTokenSpaceGuid.PcdGpioTlmmIntrDetectionWidth|0|UINT64|0x00000114
gQcomTokenSpaceGuid.PcdGpioTlmmInBit|0|UINT64|0x00000115
gQcomTokenSpaceGuid.PcdGpioTlmmOutBit|0|UINT64|0x00000116
gQcomTokenSpaceGuid.PcdGpioTlmmOeBit|0|UINT64|0x00000117
gQcomTokenSpaceGuid.PcdGpioTlmmMuxBit|0|UINT64|0x00000118
gQcomTokenSpaceGuid.PcdGpioTlmmDrvBit|0|UINT64|0x00000119
gQcomTokenSpaceGuid.PcdGpioTlmmPullBit|0|UINT64|0x0000011a
gQcomTokenSpaceGuid.PcdGpioTlmmNumFunctions|0|UINT64|0x0000011b
# SpmiDxe
gQcomTokenSpaceGuid.PcdSpmiMaxPeripherals|128|UINT64|0x00000090
gQcomTokenSpaceGuid.PcdSpmiBaseAddress|0x0|UINT64|0x00000091
gQcomTokenSpaceGuid.PcdSpmiVersion|1|UINT64|0x00000092
gQcomTokenSpaceGuid.PcdPmicArbCoreAddress|0x0|UINT64|0x00000093
gQcomTokenSpaceGuid.PcdPmicArbChannelNum|0|UINT64|0x00000094
gQcomTokenSpaceGuid.PcdPmicArbOwnerId|0|UINT64|0x00000095
# MMCHSDxe
gQcomTokenSpaceGuid.PcdMmcSdc1BamBase|0|UINT64|0x000000c0
gQcomTokenSpaceGuid.PcdMmcSdc2BamBase|0|UINT64|0x000000c1
gQcomTokenSpaceGuid.PcdMmcSdc3BamBase|0|UINT64|0x000000c2
gQcomTokenSpaceGuid.PcdMmcSdc4BamBase|0|UINT64|0x000000c3
gQcomTokenSpaceGuid.PcdMmcSdc1DmlBase|0|UINT64|0x000000c4
gQcomTokenSpaceGuid.PcdMmcSdc2DmlBase|0|UINT64|0x000000c5
gQcomTokenSpaceGuid.PcdMmcSdc3DmlBase|0|UINT64|0x000000c6
gQcomTokenSpaceGuid.PcdMmcSdc4DmlBase|0|UINT64|0x000000c7
gQcomTokenSpaceGuid.PcdMmcAdmChn|0|UINT64|0x000000c8
gQcomTokenSpaceGuid.PcdMmcAdmSd|0|UINT64|0x000000c9
gQcomTokenSpaceGuid.PcdMmcAdmBase|0|UINT64|0x000000ca
gQcomTokenSpaceGuid.PcdMmcAdmSdOffset|0|UINT64|0x000000cb
gQcomTokenSpaceGuid.PcdMmcAdmMap0|0|UINT8|0x000000cc
gQcomTokenSpaceGuid.PcdMmcAdmMap1|0|UINT8|0x000000cd
gQcomTokenSpaceGuid.PcdMmcAdmMap2|0|UINT8|0x000000ce
gQcomTokenSpaceGuid.PcdMmcAdmMap3|0|UINT8|0x000000cf
gQcomTokenSpaceGuid.PcdMmcAdmMap4|0|UINT8|0x000000d0
# SdhciMMCHSDxe
gQcomTokenSpaceGuid.PcdSdccMciHcMode|0|UINT64|0x000000e0
gQcomTokenSpaceGuid.PcdSdccHcPwrctlStatusReg|0|UINT64|0x000000e1
gQcomTokenSpaceGuid.PcdSdccHcPwrctlMaskReg|0|UINT64|0x000000e2
gQcomTokenSpaceGuid.PcdSdccHcPwrctlClearReg|0|UINT64|0x000000e3
gQcomTokenSpaceGuid.PcdSdccHcPwrctlCtlReg|0|UINT64|0x000000e4
gQcomTokenSpaceGuid.PcdMmcSdhciDdrCfgVal|0x80040853|UINT64|0x000000e5 # DDR_CONFIG_VAL
gQcomTokenSpaceGuid.PcdMmcSdc1HdrvPullCtlOffset|0|UINT64|0x000000e6
gQcomTokenSpaceGuid.PcdMmcSdc2HdrvPullCtlOffset|0|UINT64|0x000000e7
gQcomTokenSpaceGuid.PcdMmcSdc3HdrvPullCtlOffset|0|UINT64|0x000000e8
gQcomTokenSpaceGuid.PcdMmcSdc4HdrvPullCtlOffset|0|UINT64|0x000000e9
# Misc
gQcomTokenSpaceGuid.PcdGicSpiStart|0|UINT64|0x00000200
# RPM
gQcomTokenSpaceGuid.PcdApcsAlias0IpcInterrupt|0|UINT64|0x000000b0
gQcomTokenSpaceGuid.PcdSmdIrq|0|UINT64|0x000000b1
# SMEM
gQcomTokenSpaceGuid.PcdMsmSharedBase|0x0|UINT64|0x00000001
gQcomTokenSpaceGuid.PcdMsmSharedSize|0x0|UINT64|0x00000002
gQcomTokenSpaceGuid.PcdSmemTargetInfoAddress|0|UINT64|0x0000003
[PcdsFeatureFlag.common]
# MMCHSDxe
gQcomTokenSpaceGuid.PcdMmcAdmSupport|FALSE|BOOLEAN|0x00010001
gQcomTokenSpaceGuid.PcdMmcBamSupport|FALSE|BOOLEAN|0x00010002
# SdhciMMCHSDxe
gQcomTokenSpaceGuid.PcdMmcHs200Caps|FALSE|BOOLEAN|0x00010010
# RPM
gQcomTokenSpaceGuid.PcdInstallRpmProtocol|FALSE|BOOLEAN|0x00000c100