Skip to content

Latest commit

 

History

History
16 lines (10 loc) · 633 Bytes

README.md

File metadata and controls

16 lines (10 loc) · 633 Bytes
Raw

FpgaTool

Description:   This gui/script is used to generate verilog instance. There are two methods you can use.

Method1: Use the gui. Demo

  1. Run FpgaTool.py. You can run "python FpgaTool.py" on the command line.
  2. Open a verilog file
  3. Click button "View HDL Inst"

Method2: Use script directly. Demo

  1. Run genHdlInst.py. You can run "python genHdlInst.py top.v" on the command line.
  2. It will generate its instance file named "inst_top.v"