/
dma.sv
364 lines (335 loc) · 10.9 KB
/
dma.sv
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
///////////////////////////////////////////
//
// File Name : dma.sv
//
// Notes:
// 1) Common be to all blocks, can change in future
// if needed
///////////////////////////////////////////
module dma # (
parameter CONF_ABORT = 2,
parameter DATA_WIDTH = 32,
parameter int unsigned NrPMPEntries = 8
)
(
clk_i,
rst_ni,
start_i,
length_i,
source_addr_lsb_i,
source_addr_msb_i,
dest_addr_lsb_i,
dest_addr_msb_i,
valid_o,
done_i,
pmpcfg_i,
pmpaddr_i,
we_flag
);
//// parameters
localparam DMA_CTRL_WIDTH = 4;
localparam CTRL_IDLE = 'd0;
localparam CTRL_CHECK_LOAD = 'd1;
localparam CTRL_START_LOAD = 'd2;
localparam CTRL_LOAD = 'd3;
localparam CTRL_CHECK_STORE = 'd4;
localparam CTRL_START_STORE = 'd5;
localparam CTRL_STORE = 'd6;
localparam CTRL_DONE = 'd7;
localparam CTRL_ABORT = 'd8;
localparam VALID_IDLE = 'b0;
localparam VALID_LOAD = 'b10;
localparam VALID_STORE = 'b100;
localparam VALID_DONE = 'b1000;
//// IOs
input wire clk_i;
input wire rst_ni;
input wire [DATA_WIDTH-1:0] start_i;
input wire [DATA_WIDTH-1:0] length_i;
input wire [DATA_WIDTH-1:0] source_addr_lsb_i;
input wire [DATA_WIDTH-1:0] source_addr_msb_i;
input wire [DATA_WIDTH-1:0] dest_addr_lsb_i;
input wire [DATA_WIDTH-1:0] dest_addr_msb_i;
output wire [DATA_WIDTH-1:0] valid_o;
input wire [DATA_WIDTH-1:0] done_i;
input [7:0] [16-1:0] pmpcfg_i;
input logic [16-1:0][53:0] pmpaddr_i;
input logic we_flag;
//// Registers
reg [DATA_WIDTH-1:0] start_d;
reg [DATA_WIDTH-1:0] length_d;
reg [DATA_WIDTH-1:0] source_addr_lsb_d;
reg [DATA_WIDTH-1:0] source_addr_msb_d;
reg [DATA_WIDTH-1:0] dest_addr_lsb_d;
reg [DATA_WIDTH-1:0] dest_addr_msb_d;
reg [DATA_WIDTH-1:0] done_d;
reg [DMA_CTRL_WIDTH-1:0] dma_ctrl_reg, dma_ctrl_new;
reg dma_ctrl_en;
reg [63:0] pmp_addr_reg, pmp_addr_new;
reg pmp_addr_en;
riscv::pmp_access_t pmp_access_type_reg, pmp_access_type_new; // riscv::ACCESS_WRITE or riscv::ACCESS_READ
reg pmp_access_type_en;
reg [DATA_WIDTH-1:0] pmp_check_ctr_reg, pmp_check_ctr_new;
reg pmp_check_ctr_en;
reg pmp_allow_reg, pmp_allow_new;
reg pmp_allow_en;
reg [DATA_WIDTH-1:0] valid_reg, valid_new;
reg valid_en;
//// Wires
wire start, clr_done;
wire pmp_data_allow;
wire abort;
//// Assign Control signals
//assign start = config_d[CONF_START];
//assign clr_done = config_d[CONF_CLR_DONE];
//assign abort = config_d[CONF_ABORT];
//// Assign the outputs
assign valid_o = valid_reg;
//// Save the input command
always @ (posedge clk_i or negedge rst_ni)
begin: save_inputs
if (!rst_ni)
begin
//start_d <= 'b0;
start_d <= 'b0 ;
length_d <= 'b0 ;
source_addr_lsb_d <= 'b0 ;
source_addr_msb_d <= 'b0 ;
dest_addr_lsb_d <= 'b0 ;
dest_addr_msb_d <= 'b0 ;
end
else
begin
if (dma_ctrl_reg == CTRL_IDLE || dma_ctrl_reg == CTRL_DONE)
begin
start_d <= start_i;
length_d <= length_i;
source_addr_lsb_d <= source_addr_lsb_i;
source_addr_msb_d <= source_addr_msb_i;
dest_addr_lsb_d <= dest_addr_lsb_i;
dest_addr_msb_d <= dest_addr_msb_i;
end
end
end // save_inputs
//// Regsiter Update
always @ (posedge clk_i or negedge rst_ni)
begin: reg_update
if (!rst_ni)
begin
dma_ctrl_reg = 'h0;
pmp_addr_reg = 64'h0;
pmp_access_type_reg = riscv::ACCESS_READ;
pmp_allow_reg = 'h0;
pmp_check_ctr_reg = 'h0;
valid_reg = 'h0;
end
else
begin
if (dma_ctrl_en)
dma_ctrl_reg <= dma_ctrl_new;
if (pmp_addr_en)
pmp_addr_reg <= pmp_addr_new;
if (pmp_access_type_en)
pmp_access_type_reg <= pmp_access_type_new;
if (pmp_check_ctr_en)
pmp_check_ctr_reg <= pmp_check_ctr_new;
if (pmp_allow_en)
pmp_allow_reg <= pmp_allow_new;
if (valid_en)
valid_reg <= valid_new;
end
end // reg_update
//// DMA ctrl
always @*
begin: dma_ctrl
dma_ctrl_new = CTRL_LOAD;
dma_ctrl_en = 'h0;
pmp_addr_new = 'h0;
pmp_addr_en = 'h0;
pmp_access_type_new = riscv::ACCESS_READ;
pmp_access_type_en = 'h0;
pmp_check_ctr_new = 'h0;
pmp_check_ctr_en = 'h0;
pmp_allow_new = 'h0;
pmp_allow_en = 'h0;
valid_new = 'h0;
valid_en = 'h0;
case (dma_ctrl_reg)
CTRL_IDLE:
begin
if (start_d) // read command to axi
begin
dma_ctrl_new = CTRL_CHECK_LOAD;
dma_ctrl_en = 1'b1;
pmp_check_ctr_new = length_d;
pmp_check_ctr_en = 1'b1;
pmp_addr_new = 0;
pmp_addr_en = 1'b1;
pmp_allow_new = 1;
pmp_allow_en = 1'b1;
valid_new = VALID_IDLE;
valid_en = 1'b1;
end
else begin
valid_new = VALID_IDLE;
valid_en = 1'b1;
end
end
CTRL_CHECK_LOAD:
begin
if (pmp_check_ctr_reg == 32'hffffffff)
begin
dma_ctrl_new = (pmp_allow_reg && pmp_data_allow) ? CTRL_LOAD : CTRL_CHECK_STORE;
dma_ctrl_en = 1'b1;
end
else
begin
pmp_addr_new = {source_addr_msb_d, source_addr_lsb_d[31:3], 3'b0} + pmp_check_ctr_reg*4;
pmp_addr_en = 1'b1;
pmp_access_type_new = riscv::ACCESS_READ;
pmp_access_type_en = 1'b1;
pmp_allow_new = (pmp_allow_reg && (pmp_data_allow || (pmp_check_ctr_reg == length_d))) || (we_flag && length_d == 3);
pmp_allow_en = 1'b1;
pmp_check_ctr_new = pmp_check_ctr_reg - 1;
pmp_check_ctr_en = 1'b1;
end
end
//CTRL_START_LOAD:
// begin
// req_axi_ad_new = 1'b1;
// req_axi_ad_en = 1'b1;
// we_axi_ad_new = 1'b0; // read
// we_axi_ad_en = 1'b1;
// addr_axi_ad_new = {32'b0, source_addr_d[31:3], 3'b0};
// addr_axi_ad_en = 1'b1;
// len_axi_ad_new = length_d[7:0];
// len_axi_ad_en = 1'b1;
// size_axi_ad_new = 3'b11; // 64 bits at a time
// size_axi_ad_en = 1'b1;
// type_axi_ad_new = (length_d == 'b0) ;
// type_axi_ad_en = 1'b1;
// id_axi_ad_new = 2'd2; // dma is master '2'
// id_axi_ad_en = 1'b1;
// if (axi_ad_gnt)
// begin
// dma_ctrl_new = CTRL_LOAD;
// dma_ctrl_en = 1'b1;
// end
// end
CTRL_LOAD:
begin
valid_new = valid_reg | VALID_LOAD;
valid_en = 1'b1;
dma_ctrl_new = CTRL_CHECK_STORE;
dma_ctrl_en = 1'b1;
pmp_check_ctr_new = length_d;
pmp_check_ctr_en = 1'b1;
pmp_addr_new = 0;
pmp_addr_en = 1'b1;
pmp_allow_new = 1;
pmp_allow_en = 1'b1;
end
CTRL_CHECK_STORE:
begin
if (pmp_check_ctr_reg == 32'hffffffff)
begin
dma_ctrl_new = (pmp_allow_reg && pmp_data_allow) ? CTRL_STORE : CTRL_DONE;
dma_ctrl_en = 1'b1;
end
else
begin
pmp_addr_new = {dest_addr_msb_d, dest_addr_lsb_d[31:3], 3'b0} + pmp_check_ctr_reg*4;
pmp_addr_en = 1'b1;
pmp_access_type_new = riscv::ACCESS_WRITE;
pmp_access_type_en = 1'b1;
pmp_allow_new = pmp_data_allow;
pmp_allow_en = 1'b1;
pmp_check_ctr_new = pmp_check_ctr_reg - 1;
pmp_check_ctr_en = 1'b1;
end
end
//CTRL_START_STORE:
// begin // write command to axi
// req_axi_ad_new = 1'b1;
// req_axi_ad_en = 1'b1;
// we_axi_ad_new = 1'b1; // write
// we_axi_ad_en = 1'b1;
// addr_axi_ad_new = {32'b0, dest_addr_d[31:3], 3'b0};
// addr_axi_ad_en = 1'b1;
// be_axi_ad_new = 8'hff; // write all bytes
// be_axi_ad_en = 1'b1;
// len_axi_ad_new = length_d[7:0];
// len_axi_ad_en = 1'b1;
// size_axi_ad_new = 3'b11; // 64 bits at a time
// size_axi_ad_en = 1'b1;
// type_axi_ad_new = (length_d == 'b0) ;
// type_axi_ad_en = 1'b1;
// id_axi_ad_new = 2'd2; // dma is master '2'
// id_axi_ad_en = 1'b1;
// if (axi_ad_gnt)
// begin
// dma_ctrl_new = CTRL_STORE;
// dma_ctrl_en = 1'b1;
// end
// end
CTRL_STORE:
begin
valid_new = valid_reg | VALID_STORE;
valid_en = 1'b1;
dma_ctrl_new = CTRL_DONE;
dma_ctrl_en = 1'b1;
end
CTRL_DONE:
begin
valid_new = valid_reg | VALID_DONE;
valid_en = 1'b1;
if (done_i)
begin
dma_ctrl_new = CTRL_IDLE;
dma_ctrl_en = 1'b1;
end
end
CTRL_ABORT:
begin
if (!done_i)
begin
dma_ctrl_new = CTRL_ABORT;
dma_ctrl_en = 'h0;
end
else
begin
dma_ctrl_new = CTRL_DONE;
dma_ctrl_en = 'h0;
end
end
default:
begin
dma_ctrl_new = CTRL_IDLE;
dma_ctrl_en = 1'b1;
end
endcase
if (abort)
begin
// wait till the started load or store is done to avoid
// axi waiting on dma
// hence, cannot abort if store already started !!
dma_ctrl_new = CTRL_ABORT;
dma_ctrl_en = 'h1;
end
end // dma_ctrl
// Load/store PMP check
pmp #(
.XLEN ( 64 ),
.PMP_LEN ( 54 ),
.NR_ENTRIES ( 16 )
) i_pmp_data (
.addr_i ( pmp_addr_reg ),
.priv_lvl_i ( riscv::PRIV_LVL_U ), // we intend to apply filter on
// DMA always, so choose the least privilege
.access_type_i ( pmp_access_type_reg ),
// Configuration
.conf_addr_i ( pmpaddr_i ),
.conf_i ( pmpcfg_i ),
.allow_o ( pmp_data_allow )
);
endmodule