Repository contains Verilog Models (Hardware Descriptive Language) of some simple Combinational and Sequential Logical Circuits. Use ModelSim Simulator to simualte these designs.
-
Notifications
You must be signed in to change notification settings - Fork 0
hamza-akhtar-dev/Verilog_Designs
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Repository contains Verilog Models (Hardware Descriptive Language) of some simple Combinational and Sequential Logical Circuits.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published