We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
The RAM should be designed to emulate the structure and behavior of a real cpu.
The text was updated successfully, but these errors were encountered:
RAM should be 1 byte wide.
Sorry, something went wrong.
RAM should be divided into sections allocated for the specific programs being simulated
0x0 - 0x93 => instructions 0x299 - 0x2FF => stack 0x400 - 0x7FF => ARRAY_A 0x800 - 0xBFF => ARRAY_B ** Both Arrays are full of random floats **
RAM should have a latency of 2 CPU cycles (20 simulation ticks)
Successfully merging a pull request may close this issue.
The RAM should be designed to emulate the structure and behavior of a real cpu.
The text was updated successfully, but these errors were encountered: