Skip Navigation



- GITHUB
- FORUM
- WEBSITE

•

- Personal
  - Log in
- Page
  - Page
  - Discussion
  - View source
  - History

- Tools
  - Page information
  - Permanent link
  - Printable version

- Special pages
- Related changes

•

- What links here
- Recent changes
- Help

Search

Go



# LimeSDR-Mini v1.1 hardware description

**Contents** 

- 1 LimeSDR-Mini Board Key Features
- 2 Board Overview
- 3 RF Frequency Range
- 4 LimeSDR-Mini Board Architecture
  - 4.1 LMS7002M Based Connectivity
  - 4.2 USB 3.0 controller
  - 4.3 Indication LEDs
  - 4.4 Low speed interfaces
  - 4.5 Board Temperature Control
  - 4.6 Clock Distribution
  - 4.7 Power Distribution

# 1 LimeSDR-Mini Board Key Features

The LimeSDR-Mini is low-cost software defined radio board. LimeSDR-Mini development board provides a hardware platform for developing and prototyping high-performance and logic-intensive digital and RF designs using Intel's MAX 10 FPGA and Lime Microsystems transceiver.




Figure 1. LimeSDR-Mini v1.1

#### LimeSDR-Mini board features:

- USB 3.0 controller: FTDI FT601
- FPGA: Intel MAX 10 (10M16SAU169C8G 169-UBGA)
  - 169-pin FBGA package
  - 16 K LE
  - 549 Kb M9K Memory
  - 2368 Kb User Flash Memory
  - 1x fractional phase locked loops (PLLs)
  - 45x 18x18-bit multipliers
  - 130x general purpose input/output (GPIO)
  - Single supply
  - Flash feature
  - FPGA configuration via JTAG
- RF transceiver: Lime Microsystems LMS7002M
- EEPROM Memory: 2x 128Kb EEPROMs for LMS MCU firmware and FPGA data
- FLASH Memory: 4Mb Flash memory for FPGA data
- Temperature sensor (unpopulated)
- General user inputs/outputs:

- 1x Dual colour (RG) LED
- 8x + 2x FPGA GPIO pinheader (3.3V)
- Connections:
  - USB3.0 (type A) plug
  - Coaxial RF (SMA female) connectors
  - FPGA GPIO headers (unpopulated)
  - FPGA JTAG connector (unpopulated)
  - FAN (5V or 3.3V) connector
- **Clock system:** 
  - 40.00MHz onboard VCTCXO
  - Possibility to tune VCTCXO by onboard DAC
  - Reference clock input and output connectors (U.FL)
- Board size: 69mm x 31.4mm

For more information on the following topics, refer to the respective documents:

- FTDI FT601 USB 3.0 to FIFO Bridge datasheet [link (http://www.ftdichip.com/Support/Documents/DataSheets/ICs/DS FT600Q-FT601O%20IC%20Datasheet.pdf/)l
- MAX 10 FPGA device family, refer to MAX 10 Device Handbook [link (https://www.altera.com/content/dam/altera-www/global/en US/pdfs/literature/hb/max-10/m10 handbook.pdf/)]
- LMS7002M transceiver resources [link (http://www.limemicro.com/products/field-programmable-rf-icslms7002m/)]

## 2 Board Overview

This section contains component location description on the board. LimeSDR-Mini board picture with highlighted connectors and main components is presented in Figure 2 and Figure 3.




Figure 2. LimeSDR-Mini v1.1 board top connectors and main components




Figure 3. LimeSDR-Mini v1.1 board bottom connectors and main components

Board components description listed in the Table 1.

Table 1. Board components

Table 1. Board components  Featured Devices						
Board reference	Туре	Description				
IC1	FPRF	Field programmable RF transceiver, LMS7002M				
IC5	FPGA	Intel MAX 10 (10M16SAU169C8G 169-UBGA)				
IC6	USB 3.0 microcontroller	FTDI USB 3.0 to FIFO interface bridge chip FT601				
		Miscellaneous devices onboard				
IC8	IC	Temperature sensor, LM75				
		Configuration, Status and Setup Components				
J3	JTAG chain connector	FPGA programming pin header on the board edge for Altera USB-Blaster download cable, 0.1" pitch				
J4	JTAG chain connector	FPGA programming pin header for Altera USB-Blaster download cable, 0.05" pitch				
LED1 or LED2	LED1 or LED2c	USB3.0 microcontroller (IC13) boot configuration (PMODE0[2:0]) resistors. Default mode: SPI boot, On Failure - USB Boot				
		General User Input/Output				
J5	Pin header	8x FPGA GPIOs, 3.3V, 0.05" pitch				
J6	Pin header	2x FPGA GPIOs on the board edge, 3.3V, 0.1" pitch				
J10	Pin header	5V (3.3V voltage can be chosen by resistors) fan connection pin headers, 0.1" pitch				
		Memory Devices				
IC2	IC	I <sup>2</sup> C EEPROM Memory 128Kb (16K x 8), connected to RF transceiver I2C bus				
IC10	IC	I <sup>2</sup> C EEPROM Memory 128Kb (16K x 8), connected to FPGA I2C bus				
IC11	IC11	Quad SPI Flash Memory 4Mb (512K x 8), connected to FPGA SPI				
		Communication Ports				
J7	USB3.0 connector	USB3.0 connector				
		Clock Circuitry				
XO1	VCTCXO	40.00 MHz Voltage Controlled Temperature Compensated Crystal Oscillatorc				
IC9	IC	DAC for TCXO (XT4) frequency tuning				
IC7	IC7	Clock buffer				
J8	U.FL connector	Reference clock input				
J9	U.FL connector	Reference clock output				
		Reference clock output				
IC12	IC	Switching regulator (1.8V)				
IC13	IC	Switching regulator (3.3V)				
IC14	IC	Linear regulator (2.5V)				


# 3 RF Frequency Range

LimeSDR-Mini board covers RF frequency range from 10MHz up to 3.5GHz. There are different matching networks connected to the RF transceiver RF inputs and outputs (antennas):

- Use TX1 1 RF output for 2GHz 3.5GHz frequency range
- Use TX1 2 RF output for 10MHz 2GHz frequency range
- Use RX1 H RF input for 2GHz 3.5GHz frequency range
- Use RX1 W RF input for 10MHz 2GHz frequency range

#### 4 LimeSDR-Mini Board Architecture

The heart of the LimeSDR-Mini board is Intel MAX 10 (10M16SAU169C8G 169-UBGA) FPGA. It's main function is to transfer digital data between the PC through a USB3.0 connector. The block diagram for LimeSDR-Mini board is presented in the Figure 4.



## 4.1 LMS7002M Based Connectivity

The interface and control signals are described below:

- Digital Interface Signals: LMS7002 is using data bus LMS\_DIQ1\_D[11:0] and LMS\_DIQ2\_D[11:0], LMS\_ENABLE\_IQSEL1 and LMS\_ENABLE\_IQSEL2, LMS\_FCLK1 and LMS\_FCLK2, LMS\_MCLK1 and LMS\_MCLK2 signals to transfer data to/from FPGA. Indexes 1 and 2 indicate transceiver digital data PORT-1 or PORT-2. Any of these ports can be used to transmit or receive data. By default PORT-1 is selected as transmit port and PORT-2 is selected as receiver port. The FCLK# is input clock and MCLK# is output clock for LMS7002M transceiver. TXNRX signals sets ports directions. For LMS7002M interface timing details refer to LMS7002M transceiver datasheet page 12-13. [link (http://www.limemicro.com/wp-content/uploads/2015/09/LMS7002M-Data-Sheet-v2.8.0.pdf/)].
- LMS Control Signals: these signals are used for optional functionality:
  - LMS\_RXEN, LMS\_TXEN receiver and transmitter enable/disable signals connected to FPGA Bank 8 (VDIO LMS FPGA; 2.5V).
  - LMS RESET LMS7002M reset connected to FPGA Bank 7 (VDIO LMS FPGA; 2.5V).

- SPI Interface: LMS7002M transceiver is configured via 4-wire SPI interface; FPGA\_SPI\_SCLK, FPGA\_SPI\_MOSI, FPGA\_SPI\_MISO, FPGA\_SPI\_LMS\_SS. The SPI interface controlled from FPGA Bank 2 (VDIO\_LMS\_FPGA; 2.5V).
- LMS I2C Interface: can be used for LMS EEPROM content modifying or for debug purposes. The signals LMS I2C SCL, LMS I2C DATA connected to FPGA Bank 2 (VDIO LMS FPGA; 2.5V).

Table 2. RF transceiver (LMS7002) digital interface pins

Chip pin (IC1)	Chip reference (IC1)	e 2. RF transceiver (LMS Schematic signal name	FPGA pin	FPGA I/O standard	Comment
E5	xoscin_tx	TxPLL_CLK	-	1.8V	Connected to 40.00 MHz clock
AB34	MCLK1	LMS_MCLK1	G5	2.5V	
AA33	FCLK1	LMS_FCLK1	L3	2.5V	
V32	TXNRX1	LMS_TXNRX1	J8	2.5V	
U29	TXEN	LMS_TXEN	K6	2.5V	
1Y32	ENABLE_IQSEL1	LMS_ENABLE_IQSEL1	M8	2.5V	
AG31	DIQ1_D0	LMS_DIQ1_D0	M12	2.5V	
AF30	DIQ1_D1	LMS_DIQ1_D1	N12	2.5V	
AF34	DIQ1_D2	LMS_DIQ1_D2	N10	2.5V	
AE31	DIQ1_D3	LMS_DIQ1_D3	L10	2.5V	
AD30	DIQ1_D4	LMS_DIQ1_D4	M10	2.5V	
AC29	DIQ1_D5	LMS_DIQ1_D5	M13	2.5V	
AE33	DIQ1_D6	LMS_DIQ1_D6	N9	2.5V	
AD32	DIQ1_D7	LMS_DIQ1_D7	N8	2.5V	
AC31	DIQ1_D8	LMS_DIQ1_D8	M7	2.5V	
AC33	DIQ1_D9	LMS_DIQ1_D9	N7	2.5V	
AB30	DIQ1_D10	LMS_DIQ1_D10	M9	2.5V	
AB32	DIQ1_D11	LMS_DIQ1_D11	N6	2.5V	
AM24	xoscin_rx	RxPLL_CLK	-	1.8V	Connected to 40.00 MHz clock
P34	MCLK2	LMS_MCLK2	H4	2.5V	
R29	FCLK2	LMS_FCLK2	M3	2.5V	
U31	TXNRX2	LMS_TXNRX2	H5	2.5V	
V34	RXEN	LMS_RXEN	M11	2.5V	
R33	ENABLE_IQSEL2	LMS_ENABLE_IQSEL2	N3	2.5V	
H30	DIQ2_D0	LMS_DIQ2_D0	M2	2.5V	
J31	DIQ2_D1	LMS_DIQ2_D1	M4	2.5V	
K30	DIQ2_D2	LMS_DIQ2_D2	M1	2.5V	
K32	DIQ2_D3	LMS_DIQ2_D3	J1	2.5V	
L31	DIQ2_D4	LMS_DIQ2_D4	N2	2.5V	
K34	DIQ2_D5	LMS_DIQ2_D5	K1	2.5V	
M30	DIQ2_D6	LMS_DIQ2_D6	L2	2.5V	
M32	DIQ2_D7	LMS_DIQ2_D7	J2	2.5V	
N31	DIQ2_D8	LMS_DIQ2_D8	N4	2.5V	
N33	DIQ2_D9	LMS_DIQ2_D9	K2	2.5V	
P30	DIQ2_D10	LMS_DIQ2_D10	L5	2.5V	
P32	DIQ2_D11	LMS_DIQ2_D11	L4	2.5V	
U33	CORE_LDO_EN	LMS_CORE_LDO_EN	N11	2.5V	
E27	RESET	LMS_RESET	L1	2.5V	

D28	SEN	FPGA_SPI_LMS_SS	J5	2.5V	SPI interface
C29	SCLK	FPGA_SPI_SCLK	K5	2.5V	SPI interface
F30	SDIO	FPGA_SPI_MOSI	J7	2.5V	SPI interface
F28	SDO	FPGA_SPI_MISO	J6	2.5V	SPI interface
D26	SDA	LMS_I2C_SDA	N5	2.5V	Connected to EEPROM
C27	SCL	LMS_I2C_SCL	M5	2.5V	Connected to EEPROM

#### 4.2 USB 3.0 controller

Software controls LimeSDR-Mini board via the USB3 microcontroller (FTDI USB 3.0 to FIFO interface bridge chip FT601 [link (http://www.ftdichip.com/Products/ICs/FT600.html/)]). The controller signals description showed below:

- FT\_D[31:0] FTDI 32-bit data interface is connected to FPGA.
- FT\_TXEn, FT\_RXFn, FT\_SIWUn, FT\_WRn, FT\_RDn, FT\_OEn, FT\_BE[3:0] FTDI interface control signals.
- FT CLK FTDI interface clock. Clock from FTDI is fed to FPGA.


In the table below are listed USB3.0 controller (FTDI) pins, schematic signal name, FPGA interconnections and I/O standard.

ard I/O standard
10k pull up

11	WR_N	FT_WRn	E12	3.3V
12	RD_N	FT_RDn	D12	3.3V
13	OE_N	FT_OEn	F12	3.3V
15	RESET_N	FT_RESETn	L12	3.3V
16	WAKEP_N	FT_WAKEUPn	H10	3.3V

#### 4.3 Indication LEDs


LimeSDR-Mini board comes with one dual colour (red and green (RG)) indication LED. This LEDs can be soldered on the top (LED1) or on the bottom (LED2). By default, LED1 is populated and LED2 is unpopulated.



LEDs are connected to FPGA to the same lines and their function can be changed.

### 4.4 Low speed interfaces

LimeSDR-Mini board low speed interfaces are presented in Figure 6. The latter block diagrams depict the main ICs, corresponding IC pin numbers, data buses and serial protocol addresses.



There are several SPI interfaces with their slave devices:

- FPGA\_SPI: this SPI interface are connected to FPGA and slave devices can be accessed by transferring data to internal FPGA NIOS CPU. This bus has these slave devices RFIC (IC1) and DAC (IC9).
- FPGA QSPI: this SPI interface is connected to Quad SPI flash memory (IC11).
- Internal FPGA SPI module: FPGA has its own SPI module and can be controlled as regular SPI device. By using FPGA SPI it is possible to control FPGA modes etc.
- FPGA I2C: used to control external clock temperature sensor and EEPROM on LimeSDR-Mini board.

In the tables below are listed FPGA SPI pins, schematic signal names, FPGA interconnections and I/O standards.

Table 4. FPGA\_SPI interface pins

Schematic signal name	FPGA pin	I/O standard	Comment					
FPGA_SPI_SCLK	K5	2.5V (3.3V)	Serial Clock (FPGA output)					
FPGA_SPI_MOSI	J7	2.5V (3.3V)	Data (FPGA output)					
FPGA_SPI_MISO	J6	2.5V (3.3V)	Data (FPGA input)					
FPGA_SPI_LMS_SS	J5	2.5V (3.3V)	IC1 (LMS7002) SPI slave select (FPGA output)					
FPGA_SPI_DAC_SS	K8	2.5V (3.3V)	IC9 SPI slave select (FPGA output)					

In the tables below are listed FPGA\_QSPI pins, schematic signal names, FPGA interconnections and I/O standards.

Table 5. FPGA QSPI interface pins

Tuble 6.11 Gri_ & 11 interface plus							
Schematic signal name	FPGA pin	I/O standard	Comment				
FPGA_QSPI_SCLK	F1	1.8V	Serial Clock (FPGA output)				
FPGA_QSPI_IO0	D1	1.8V					
FPGA_QSPI_IO1	C1	1.8V					
FPGA_QSPI_IO2	B1	1.8V					
FPGA_QSPI_FLASH_SS	E1	1.8V	FPGA_QSPI_FLASH_SS				

In the tables below are listed FPGA I2C interface slave devices and their other information.

Table 6. FPGA I2C interface pins

I2C slave device	Slave device	I2C address	I/O standard	Comment
IC8	Temperature sensor	1 0 0 1 0 0 0 RW	3.3V	LM75
IC10	EEPROM	1 0 1 0 0 0 0 RW	3.3V	M24128

8 GPIOs from FPGA are connected to 10 pin 0.05" header. Additional 2 pins are dedicated for power. Another 2 GPIOs are connected to 5 header on the board edge. In the tables below are listed FPGA\_GPIO (J5) and FPGA\_EGPIO (J6) information.

Table 7. FPGA GPIO connector (J5) pins


<b>Connector pin</b>	Schematic signal name	FPGA pin	I/O standard	Comment
1	FPGA_GPIO0	A11	3.3V	
2	FPGA_GPIO1	B10	3.3V	
3	FPGA_GPIO2	C10	3.3V	
4	FPGA_GPIO3	D11	3.3V	
5	FPGA_GPIO4	E13	3.3V	
6	FPGA_GPIO5	F13	3.3V	
7	FPGA_GPIO6	F10	3.3V	
8	FPGA_GPIO7	G10	3.3V	
9	GND	-		Ground pin
10		-		Selectable power net (3.3V or 5V). Default 3.3V

Table 8. FPGA EGPIO connector (J5) pins

Connector pin	Schematic signal name	FPGA pin	I/O standard	Comment
1	GND			Ground pin
2	FPGA_EGPIO0	B7	3.3V	
3	FPGA_EGPIO1	D6	3.3V	
4	VCC3P3		3.3V	Power net (3.3V)
5	VCC1P8		1.8V	Power net (1.8V)


#### 4.5 Board Temperature Control

LimeSDR-Mini has integrated temperature sensor which controls FAN to keep board in operating temperature range. FAN must be connected to J10 (0.1" pitch) connector. FAN control voltage is 5V, but it can be changed to 3.3V by resistors. Fan will be turned on if board will heat up to 55°C and FAN will be turned off if board will cool down to 45°C. By default temperature sensor is unpopulated and FAN is always on.



#### 4.6 Clock Distribution

LimeSDR-Mini board clock distribution block diagram is presented in Figure 8. LimeSDR-Mini board has onboard 40.00 MHz VCTCXO that is reference clock for LMS and FPGA PLLs.



VCTCXO frequency can be tuned by using DAC (IC8). Buffered VCTCXO clock is connected to RF transceiver, FPGA. Buffered VCTCXO clock is also connected to connector J9 (REF\_CLK\_OUT) and can be fed to external hardware for synchronisation. VCTCXO can be disconnected from clock buffer input (remove R59 and solder R62) and external reference clock can be supplied from connector J8 (REF\_CLK\_IN).

Table 9. LimeSDR-Mini clock pins


Tuble 7. Lime (5DIX 14111) clock pins								
Schematic net name	I/O standard	FPGA pin	Description					
REF_CLK_IN			External reference clock input					
Board	2.5V (3.3V)		Buffered reference clock output					
LMK_CLK	2.5V (3.3V)	Н6	Buffered reference clock output					
RxPLL_CLK	2.5V (3.3V)		Buffered reference clock output					
TxPLL_CLK	2.5V (3.3V)		Buffered reference clock output					
LMS_MCLK1	2.5V (3.3V)	G5						
LMS_FCLK1	2.5V (3.3V)	L3						
LMS_MCLK2	2.5V (3.3V)	H4						
LMS_FCLK2	2.5V (3.3V)	M3						
FT_CLK	3.3V	G9	100 MHz					
	Schematic net name REF_CLK_IN Board LMK_CLK RxPLL_CLK TxPLL_CLK LMS_MCLK1 LMS_FCLK1 LMS_MCLK2 LMS_FCLK2	Schematic net name         I/O standard           REF_CLK_IN         2.5V (3.3V)           Board         2.5V (3.3V)           LMK_CLK         2.5V (3.3V)           RxPLL_CLK         2.5V (3.3V)           TxPLL_CLK         2.5V (3.3V)           LMS_MCLK1         2.5V (3.3V)           LMS_FCLK1         2.5V (3.3V)           LMS_MCLK2         2.5V (3.3V)           LMS_FCLK2         2.5V (3.3V)	Schematic net name         I/O standard         FPGA pin           REF_CLK_IN         2.5V (3.3V)           Board         2.5V (3.3V)           LMK_CLK         2.5V (3.3V)           RxPLL_CLK         2.5V (3.3V)           TxPLL_CLK         2.5V (3.3V)           LMS_MCLK1         2.5V (3.3V)           LMS_FCLK1         2.5V (3.3V)           LMS_MCLK2         2.5V (3.3V)           LMS_FCLK2         2.5V (3.3V)           M3					

**External clock notes.** External clock capabilities on LimeSDR-Mini board are defined by LMK00105 clock buffer specification. User must ensure voltage levels are in the range of LMK00105 capabilities. Ideally, a phase detector circuitry should be used to synchronize on board TCXO to the external clock but there simply is no space on LimeSDR-Mini for this functionality. Hence decision was made just to provide an input to LMK clock buffer for external clock connection. This means that user should pay attention on how external signal is connected, ensure proper voltage levels etc. If you supply external clock signal from signal generator, signal level should be around 10dBm. Note please, that LMK clock buffer expects positive voltage amplitude, while your generator may supply +/- voltage.

The proper way to supply the external reference clock: supply external clock firstfirst and then turn the board on. This is the only way to have proper operation of the board with external clock. If frequency is changed on the fly, CPU inside of FPGA gets messed up hence no control over the board.

#### 4.7 Power Distribution

LimeSDR-Mini board is powered from USB port. LimeSDR-Mini board power delivery network consists of different power rails with different voltages, filters, power sequences. LimeSDR-Mini board power distribution block diagram is presented in Figure 9.



• v t

e (//wiki.myriadrf.org/index.php?title=Template:Community&action=edit)

### **Myriad-RF Community Documentation**

**Introduction** What is SDR? - Getting Started

Software Drivers - Frameworks - Applications - Packages

**Resources** Tutorials - Blog Posts

Other documentation hosted on this wiki: Lime Microsystems

