Skip to content

Implement eret instruction #588

Closed
pavelkryukov opened this issue Sep 29, 2018 · 1 comment · Fixed by #1026
Closed

Implement eret instruction #588

pavelkryukov opened this issue Sep 29, 2018 · 1 comment · Fixed by #1026
Assignees
Labels
0 This task has the owner who does not participate in scoring system.

Comments

@pavelkryukov
Copy link
Member

pavelkryukov commented Sep 29, 2018

CoProcessor 0 (CP0) is a MIPS co-processor required for interaction with operating system.
It defines some additional registers (https://en.wikichip.org/wiki/mips/coprocessor_0), which can be accessed through mfc0 and mtc0 instructions.

Your objective is to add CP0 instruction: eret to MIPSInstr class. The instruction behavior is described here: https://techpubs.jurassic.nl/manuals/hdwr/developer/R10K_UM/sgi_html/t5.Ver.2.0.book_304.html

How to test? Implement new tests cases here likewise other instructions: https://github.com/MIPT-ILab/mipt-mips/blob/master/simulator/mips/t/unit_test.cpp

@pavelkryukov pavelkryukov added enhancement Adds a new feature to simulation. 3 Features of medium complexity or infrastructure enhancements S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA good first issue Good task to start with MIPT-MIPS development labels Sep 29, 2018
@pavelkryukov pavelkryukov modified the milestones: Classic MIPS, Enhanced MIPS Sep 29, 2018
@pavelkryukov pavelkryukov removed this from the Enhanced MIPS milestone Oct 10, 2018
@iakovgi iakovgi self-assigned this Oct 10, 2018
@pavelkryukov pavelkryukov added this to the CEN64 integration milestone Oct 10, 2018
@pavelkryukov
Copy link
Member Author

@Imcuber Do you have plans to proceed with that?

@pavelkryukov pavelkryukov assigned pavelkryukov and unassigned iakovgi Nov 30, 2018
@pavelkryukov pavelkryukov added 0 This task has the owner who does not participate in scoring system. 2 Small features, tests coverage, simple laboratory works and removed 3 Features of medium complexity or infrastructure enhancements 0 This task has the owner who does not participate in scoring system. labels Dec 2, 2018
@pavelkryukov pavelkryukov changed the title Add CP0 registers and instructions Add CP0 instructions Dec 2, 2018
@pavelkryukov pavelkryukov changed the title Add CP0 instructions Implement eret instruction Dec 2, 2018
@pavelkryukov pavelkryukov removed their assignment Dec 2, 2018
@pavelkryukov pavelkryukov self-assigned this May 10, 2019
@pavelkryukov pavelkryukov added 0 This task has the owner who does not participate in scoring system. and removed 2 Small features, tests coverage, simple laboratory works S1 — ISA To solve the issue, you need knowledge about MIPS or RISC-V ISA enhancement Adds a new feature to simulation. good first issue Good task to start with MIPT-MIPS development labels May 10, 2019
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
0 This task has the owner who does not participate in scoring system.
Projects
None yet
Development

Successfully merging a pull request may close this issue.

2 participants