Skip to content

Latest commit

 

History

History
21 lines (16 loc) · 523 Bytes

README.md

File metadata and controls

21 lines (16 loc) · 523 Bytes
Raw

FpgaMacro

A Chisel package to describe verilog FPGA template and macro for hardened FPGA modules

Install

Use it locally (publish local)

To install it, clone it then publish local:

$ git clone https://github.com/Martoni/fpgamacro.git
$ cd fpgamacro
$ sbt publishLocal

Then add these lines in your build.sbt project :

//publish local https://github.com/Martoni/fpgamacro.git
libraryDependencies ++= Seq("org.armadeus" %% "fpgamacro" % "6.2.1")

Library