mv_ddr_mc6.h

/*******************************************************************************
Copyright (C) 2016 Marvell International Ltd.

This software file (the "File") is owned and distributed by Marvell
International Ltd. and/or its affiliates ("Marvell") under the following
alternative licensing terms.  Once you have made an election to distribute the
File under one of the following license alternatives, please (i) delete this
introductory statement regarding license alternatives, (ii) delete the three
license alternatives that you have not elected to use and (iii) preserve the
Marvell copyright notice above.

********************************************************************************
Marvell Commercial License Option

If you received this File from Marvell and you have entered into a commercial
license agreement (a "Commercial License") with Marvell, the File is licensed
to you under the terms of the applicable Commercial License.

********************************************************************************
Marvell GPL License Option

This program is free software: you can redistribute it and/or modify it
under the terms of the GNU General Public License as published by the Free
Software Foundation, either version 2 of the License, or any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program.  If not, see <http://www.gnu.org/licenses/>.

********************************************************************************
Marvell GNU General Public License FreeRTOS Exception

If you received this File from Marvell, you may opt to use, redistribute and/or
modify this File in accordance with the terms and conditions of the Lesser
General Public License Version 2.1 plus the following FreeRTOS exception.
An independent module is a module which is not derived from or based on
FreeRTOS.
Clause 1:
Linking FreeRTOS statically or dynamically with other modules is making a
combined work based on FreeRTOS. Thus, the terms and conditions of the GNU
General Public License cover the whole combination.
As a special exception, the copyright holder of FreeRTOS gives you permission
to link FreeRTOS with independent modules that communicate with FreeRTOS solely
through the FreeRTOS API interface, regardless of the license terms of these
independent modules, and to copy and distribute the resulting combined work
under terms of your choice, provided that:
1. Every copy of the combined work is accompanied by a written statement that
details to the recipient the version of FreeRTOS used and an offer by yourself
to provide the FreeRTOS source code (including any modifications you may have
made) should the recipient request it.
2. The combined work is not itself an RTOS, scheduler, kernel or related
product.
3. The independent modules add significant and primary functionality to
FreeRTOS and do not merely extend the existing functionality already present in
FreeRTOS.
Clause 2:
FreeRTOS may not be used for any competitive or comparative purpose, including
the publication of any form of run time or compile time metric, without the
express permission of Real Time Engineers Ltd. (this is the norm within the
industry and is intended to ensure information accuracy).

********************************************************************************
Marvell BSD License Option

If you received this File from Marvell, you may opt to use, redistribute and/or
modify this File under the following licensing terms.
Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:

	* Redistributions of source code must retain the above copyright notice,
	  this list of conditions and the following disclaimer.

	* Redistributions in binary form must reproduce the above copyright
	  notice, this list of conditions and the following disclaimer in the
	  documentation and/or other materials provided with the distribution.

	* Neither the name of Marvell nor the names of its contributors may be
	  used to endorse or promote products derived from this software without
	  specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND
ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR
ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
(INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
(INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

*******************************************************************************/

#ifndef _MV_DDR_MC6_DRV_H
#define _MV_DDR_MC6_DRV_H

/* fclk definition is used for trefi */
#ifdef CONFIG_A3700
#define FCLK_KHZ				125000
#else
#define FCLK_KHZ				200000
#endif /* CONFIG_A3700 */

/* mc6 default timing parameters */
#define TIMING_T_RES				100000
#define TIMING_T_RESINIT			200000000
#define TIMING_T_RESTCKE			500000000
#ifdef CONFIG_DDR4
#define TIMING_T_ACTPDEN			2
#define TIMING_T_ZQOPER				512
#define TIMING_T_ZQINIT				1024
#define TIMING_T_ZQCS				128
#define TIMING_T_MRD				8
#else /* CONFIG_DDR3 */
#define TIMING_T_ACTPDEN			1
#define TIMING_T_ZQINIT				640000 /* 640 ns */
#define TIMING_T_MRD				4
#endif
#define TIMING_T_CCD				4
#define TIMING_T_MPX_LH				12000
#define TIMING_T_MPX_S				1
#define TIMING_T_XMP_OVER_TRFC			10000
#define TIMING_T_MRD_PDA			10000
#define TIMING_T_XSDLL				768 /* worst case */
#define TIMING_T_XP				6000
#define TIMING_T_RRDL				4900
#define TIMING_T_CKSRX				10000
#define TIMING_T_CKE				3000
#define TIMING_T_XS_OVER_TRFC			10000
#define	TIMING_T_RWD_EXT_DLY			5
#define TIMING_T_WL_EARLY			1
#define TIMING_T_CCD_CCS_WR_EXT_DLY		5
#define TIMING_T_CCD_CCS_EXT_DLY		5
#define	TIMING_READ_GAP_EXTEND			4 /* for dual cs */

#define MC6_USER_CMD0_REG			0x20
#define USER_CMD0_CH0_OFFS			28
#define USER_CMD0_CH0_VAL			0x1
#define USER_CMD0_CH0_MASK			0x1
#define USER_CMD0_CS_OFFS			24
#define USER_CMD0_CS_MASK			0xf
#define SR_REQ_OFFS				6
#define SR_REQ_MASK				0x3
enum mv_ddr_mc6_sr_modes {
	ENTER_SR_MODE = 0x1,
	EXIT_SR_MODE
};
#define WCP_DRAIN_REQ_OFFS			1
#define WCP_DRAIN_REQ_VAL			0x1
#define WCP_DRAIN_REQ_MASK			0x1
#define SDRAM_INIT_REQ_OFFS			0
#define SDRAM_INIT_REQ_VAL			0x1
#define SDRAM_INIT_REQ_MASK			0x1

#define MC6_USER_CMD2_REG			0x28
#define CMD2_LMR6_REQ_OFFS			14
#define CMD2_LMR6_REQ_MASK			0x1
#define CMD2_LMRG_EN				0x1
#define CMD2_CS_OFFS				24
#define CMD2_CS_MASK				0xf
#define CMD2_CS_EN				0x1
#define CMD2_CH0_OFFS				28
#define CMD2_CH0_MASK				0x1
#define CMD2_CH0_EN				0x1

#define MC6_MC_CTRL0_REG			0x44
#ifdef CONFIG_MC6P
#define MVN_EN_OFFS				12
#define MVN_EN_MASK				0x7
#define MVN_ENABLE				1
#define MVN_DISABLE				0
#endif
#define DATA_WIDTH_OFFS				8
#define DATA_WIDTH_MASK				0x7
#define DATA_WIDTH_X8				0x1
#define DATA_WIDTH_X16				0x2
#define DATA_WIDTH_X32				0x3
#define DATA_WIDTH_X64				0x4

#define MC6_RAS_CTRL_REG			0x4c
#define ECC_EN_OFFS				1
#define ECC_EN_MASK				0x1
#define ECC_EN_ENA				1

#define MC6_SPOOL_CTRL_REG			0x50
#define STARV_TIMER_INIT_OFFS			0
#define STARV_TIMER_INIT_MASK			0xff
#define STARV_TIMER_VAL				0xff
#ifdef CONFIG_MC6P
#define SPOOL_ORDER_FILTER_EN_OFFS		9
#define SPOOL_ORDER_FILTER_EN_MASK		0x1
#define SPOOL_ORDER_FILTER_EN			0x1
#define SPOOL_ORDER_FILTER_DIS			0x0
#define SPOOL_SMART_AUTO_PRECHARGE_EN_OFFS	10
#define SPOOL_SMART_AUTO_PRECHARGE_EN_MASK	0x1
#define SPOOL_SMART_AUTO_PRECHARGE_EN		0x1
#define SPOOL_SMART_AUTO_PRECHARGE_DIS		0x0
#endif

#define MC6_MC_PWR_CTRL_REG			0x54
#define AC_ON_DLY_OFFS				8
#define AC_ON_DLY_VAL				0x4
#define AC_ON_DLY_MASK				0xf
#define AC_OFF_DLY_OFFS				4
#define AC_OFF_DLY_VAL				0xc
#define AC_OFF_DLY_MASK				0xf

#define MC6_MC_WR_BUF_CTRL_REG			0x58
#define TIME_SHARE_EN_CH0_OFFS			5
#define TIME_SHARE_EN_CH0_MASK			0x1
#ifdef CONFIG_MC6P
#define TIME_SHARE_EN_CH0_VAL			0x0
#else
#define TIME_SHARE_EN_CH0_VAL			0x0
#endif
#define TIME_SHARE_RD_REQ_CH0_OFFS		16
#define TIME_SHARE_RD_REQ_CH0_MASK		0x3ff
#ifdef CONFIG_MC6P
#define TIME_SHARE_RD_REQ_CH0_VAL		0x40
#else
#define TIME_SHARE_RD_REQ_CH0_VAL		0xff
#endif

#define MC6_RD_DPATH_CTRL_REG			0x64
#define MB_RD_DATA_LATENCY_CH0_OFFS		0
#define MB_RD_DATA_LATENCY_CH0_MASK		0x3f
#ifndef CONFIG_MC6P
#define MB_RD_DATA_LATENCY_CH0_VAL		0x6
#define MB_RD_DATA_LATENCY_CH1_OFFS		8
#define MB_RD_DATA_LATENCY_CH1_MASK		0x3f
#define MB_RD_DATA_LATENCY_CH1_VAL		0x6
#else
#define MB_RD_DATA_LATENCY_CH0_VAL		0x5
#endif

#define MC6_RPP_STARVATION_CTRL_REG		0x180
#define BW_ALLOC_MODE_SEL_OFFS			17
#define BW_ALLOC_MODE_SEL_VAL			0x1
#define BW_ALLOC_MODE_SEL_MASK			0x1
#define RPP_STARVATION_EN_OFFS			16
#define RPP_STARVATION_EN_VAL			0x1
#define RPP_STARVATION_EN_MASK			0x1
#define RPP_STARV_TIMER_INIT_OFFS		0
#define RPP_STARV_TIMER_INIT_VAL		0x200
#define RPP_STARV_TIMER_INIT_MASK		0xffff

/* timing registers */
#define MC6_CH0_MMAP_LOW_BASE			0x200
#define MC6_CH0_MMAP_LOW_REG(cs)		(MC6_CH0_MMAP_LOW_BASE + (cs) * 0x8)
#define MC6_CH1_MMAP_LOW_BASE			0x400
#define MC6_CH1_MMAP_LOW_REG(cs)		(MC6_CH1_MMAP_LOW_BASE + (cs) * 0x8)
#define CS_VALID_OFFS				0
#define CS_VALID_MASK				0x1
#define CS_VALID_ENA				1
#define INTERLEAVE_OFFS				1
#define INTERLEAVE_MASK				0x1
#define INTERLEAVE_DIS				0
#define INTERLEAVE_SIZE_OFFS			8
#define INTERLEAVE_SIZE_MASK			0x3
#define AREA_LENGTH_OFFS			16
#define AREA_LENGTH_MASK			0x1f
#define START_ADDRESS_L_OFFS			23
#define START_ADDRESS_L_MASK			0x1ff

#define MC6_CH0_MMAP_HIGH_BASE			0x204
#define MC6_CH0_MMAP_HIGH_REG(cs)		(MC6_CH0_MMAP_HIGH_BASE + (cs) * 0x8)
#define MC6_CH1_MMAP_HIGH_BASE			0x404
#define MC6_CH1_MMAP_HIGH_REG(cs)		(MC6_CH1_MMAP_HIGH_BASE + (cs) * 0x8)
#define START_ADDRESS_H_OFFS			0
#define START_ADDRESS_H_MASK			0xffffffff
#define START_ADDR_HTOL_OFFS			32

#define MC6_CH0_MC_CFG_BASE			0x220
#define MC6_CH0_MC_CFG_REG(cs)			(MC6_CH0_MC_CFG_BASE + (cs) * 0x4)
#define BA_NUM_OFFS				0
#define BA_NUM_MASK				0x3
#define BG_NUM_OFFS				2
#define BG_NUM_MASK				0x3
#define CA_NUM_OFFS				4
#define CA_NUM_MASK				0xf
#define RA_NUM_OFFS				8
#define RA_NUM_MASK				0xf
#define SA_NUM_OFFS				12
#define SA_NUM_MASK				0x3
enum {
	SINGLE_STACK = 1
};
#define DEVICE_TYPE_OFFS			16
#define DEVICE_TYPE_MASK			0x3

#define MC6_CH0_MC_CTRL1_REG			0x2c0
#define PHY_MASK_OFFS				3
#define PHY_MASK_DIS				0x0
#define PHY_MASK_ENA				0x1
#define PHY_MASK_MASK				0x1
#ifdef CONFIG_MC6P
#define RETRY_MODE_OFFS				10
#define RETRY_MODE_VAL				0x1
#define RETRY_MODE_MASK				0x1
#endif
#define ACS_EXIT_DLY_OFFS			12
#define ACS_EXIT_DLY_VAL			0x6
#define ACS_EXIT_DLY_MASK			0x7

#define MC6_CH0_MC_CTRL2_REG			0x2c4
#define RDIMM_CS_MODE_OFFS			23
#define RDIMM_CS_MODE_MASK			0x3
#define RDIMM_MODE_OFFS				22
#define RDIMM_MODE_MASK				0x1
#define MODE_2T_OFFS				20
#define MODE_2T_VAL				0x1
#define MODE_2T_MASK				0x1
#define ADDR_MIRROR_EN_OFFS			16
enum mv_ddr_mc6_mirror {
	CS0_MIRROR = 0x1,
	CS1_MIRROR = 0x2
};
#define ADDR_MIRROR_EN_MASK			0xf
#define SDRAM_TYPE_OFFS				4
enum mv_ddr_mc6_sdram_type {
	DDR4_TYPE = 0x3,
/* mc6p supports only ddr4 type */
#ifndef CONFIG_MC6P
	DDR3_TYPE = 0x2,
	LPDDR4_TYPE = 0xb
#endif
};
#define SDRAM_TYPE_MASK				0xf

#define MC6_CH0_MC_CTRL3_REG			0x2c8
#define PHY_OUT_FF_BYPASS_OFFS			8
#define PHY_OUT_FF_BYPASS_VAL			0xfe
#define PHY_OUT_FF_BYPASS_MASK			0xff
#define PHY_IN_FF_BYPASS_OFFS			0
#define PHY_IN_FF_BYPASS_VAL			0xfe
#define PHY_IN_FF_BYPASS_MASK			0xff

/* dram timing */
#define MC6_CH0_DRAM_CFG1_REG			0x300
#define CAP_LATENCY_OFFS			28
#define CAP_LATENCY_MASK			0xf
#define CA_LATENCY_OFFS				24
#define CA_LATENCY_MASK				0xf
#define WL_SELECT_OFFS				15
#define WL_SELECT_MASK				0x1
#define CWL_OFFS				8
#define CWL_MASK				0x3f
#define CL_OFFS					0
#define CL_MASK					0x3f

#define MC6_CH0_DRAM_CFG2_REG			0x304
#define DRAM_CFG2_DM_OFFS			10
#define DRAM_CFG2_DM_MASK			0x1
enum mv_ddr_mc6_dm {
	DM_DIS,
	DM_EN
};

#define MC6_CH0_DRAM_CFG3_REG			0x308
#define DLL_RESET_OFFS				0
#define DLL_RESET_VAL				0x1
#define DLL_RESET_MASK				0x1
#define VREF_TRAIN_OFFS				4
#define VREF_TRAIN_MASK				0x1
#define VREF_TRAIN_DIS				0x1
#define VREF_TRAIN_EN				0x1

#define MC6_CH0_DRAM_CFG4_REG			0x30c
#define VREF_TRAINING_VALUE_DQ_OFFS		16
#define VREF_TRAINING_VALUE_DQ_VAL		0x9
#define VREF_TRAINING_VALUE_DQ_MASK		0x3f
#define VREF_TRAINING_RANGE_DQ_OFFS		23
#define VREF_TRAINING_RANGE_DQ_MASK		0x1
#define VREF_TRAINING_RANGE_1			0x0
#define VREF_TRAINING_RANGE_2			0x1

#define MC6_CH0_DRAM_CFG5_BASE			0x310
#define MC6_CH0_DRAM_CFG5_REG(cs)		(MC6_CH0_DRAM_CFG5_BASE + (cs) * 0x4)
/* TODO: remove this hard-coded define after electrical infrastructure implementation */
#define MC6_CH0_DRAM_CFG5_VAL			0x21000000

#define MC6_CH0_ODT_CTRL1_REG			0x340
/* TODO: remove this hard-coded define after electrical infrastructure implementation */
#define MC6_CH0_ODT_CTRL1_VAL			0x0

#define MC6_CH0_ODT_CTRL2_REG			0x344
/* TODO: remove this hard-coded define after electrical infrastructure implementation */
#define MC6_CH0_ODT_CTRL2_VAL			0x30000000
#define MC6_ODT_WRITE_CS0_OFFS			28
#define MC6_ODT_WRITE_CS1_OFFS			29
#define MC6_ODT_WRITE_CS2_OFFS			30
#define MC6_ODT_WRITE_CS3_OFFS			31

#define MC6_ODT_READ_OFFS			24

#define MC6_CH0_ECC_1BIT_ERR_COUNTER_REG	0x364

/* mc6 timing */
#define MC6_CH0_DDR_INIT_TIMING_CTRL0_REG	0x380
#define INIT_COUNT_NOP_OFFS			0
#define INIT_COUNT_NOP_MASK			0x3ffffff

#define MC6_CH0_DDR_INIT_TIMING_CTRL1_REG	0x384
#define INIT_COUNT_OFFS				0
#define INIT_COUNT_MASK				0x7ffff

#define MC6_CH0_DDR_INIT_TIMING_CTRL2_REG	0x388
#define RESET_COUNT_OFFS			0
#define RESET_COUNT_MASK			0x3fff

#define MC6_CH0_ZQC_TIMING0_REG			0x38c
#define TZQINIT_OFFS				0
#define TZQINIT_MASK				0x7ff

#define MC6_CH0_ZQC_TIMING1_REG			0x390
#define TZQCL_OFFS				0
#define TZQCL_MASK				0x3ff
#define TZQCS_OFFS				16
#define TZQCS_MASK				0xfff

#define MC6_CH0_REFRESH_TIMING_REG		0x394
#define TREFI_OFFS				0
#define TREFI_MASK				0x3fff
#define TRFC_OFFS				16
#define TRFC_MASK				0x7ff

#define MC6_CH0_SELFREFRESH_TIMING0_REG		0x398
#define TXSRD_OFFS				0
#define TXSRD_MASK				0x7ff
#define TXSNR_OFFS				16
#define TXSNR_MASK				0x7ff

#define MC6_CH0_SELFREFRESH_TIMING1_REG		0x39c
#define TCKSRX_OFFS				0
#define TCKSRX_MASK				0x1f
#define TCKSRE_OFFS				8
#define TCKSRE_MASK				0x1f

#define MC6_CH0_PWRDOWN_TIMING0_REG		0x3a0
#define TXARDS_OFFS				0
#define TXARDS_MASK				0x1f
#define TXARDS_VAL				0
#define TXP_OFFS				8
#define TXP_MASK				0x1f
#define TCKESR_OFFS				16
#define TCKESR_MASK				0x1f
#define TCPDED_OFFS				24
#define TCPDED_MASK				0x1f

#define MC6_CH0_PWRDOWN_TIMING1_REG		0x3a4
#define TPDEN_OFFS				0
#define TPDEN_MASK				0x7

#define MC6_CH0_MRS_TIMING_REG			0x3a8
#define TMRD_OFFS				0
#define TMRD_MASK				0x1f
#define TMOD_OFFS				8
#define TMOD_MASK				0x1f

#define MC6_CH0_ACT_TIMING_REG			0x3ac
#define TRAS_OFFS				0
#define TRAS_MASK				0x7f
#define TRCD_OFFS				8
#define TRCD_MASK				0x3f
#define TRC_OFFS				16
#define TRC_MASK				0xff
#define TFAW_OFFS				24
#define TFAW_MASK				0x3f

#define MC6_CH0_PRECHARGE_TIMING_REG		0x3b0
#define TRP_OFFS				0
#define TRP_MASK				0x3f
#define TRTP_OFFS				8
#define TRTP_MASK				0x1f
#define TWR_OFFS				16
#define TWR_MASK				0x3f
#define TRPA_OFFS				24
#define TRPA_MASK				0x3f

#define MC6_CH0_CAS_RAS_TIMING0_REG		0x3b4
#define TWTR_S_OFFS				0
#define TWTR_S_MASK				0xf
#define TWTR_OFFS				8
#define TWTR_MASK				0x1f
#define TCCD_S_OFFS				16
#define TCCD_S_MASK				0x3
#define TCCD_OFFS				24
#define TCCD_MASK				0xf

#define MC6_CH0_CAS_RAS_TIMING1_REG		0x3b8
#define TRRD_S_OFFS				0
#define TRRD_S_MASK				0xf
#define TRRD_OFFS				8
#define TRRD_MASK				0x1f
#define TDQS2DQ_OFFS				16
#define TDQS2DQ_MASK				0x3
#define TDQS2DQ_VAL				0

#define MC6_CH0_OFF_SPEC_TIMING0_REG		0x3bc
#define TCCD_CCS_EXT_DLY_OFFS			0
#define TCCD_CCS_EXT_DLY_MASK			0xf
#define TCCD_CCS_WR_EXT_DLY_OFFS		8
#define TCCD_CCS_WR_EXT_DLY_MASK		0x7
#define TRWD_EXT_DLY_OFFS			16
#define TRWD_EXT_DLY_MASK			0x7
#define TWL_EARLY_OFFS				24
#define TWL_EARLY_MASK				0x3

#define MC6_CH0_OFF_SPEC_TIMING1_REG		0x3c0
#define READ_GAP_EXTEND_OFFS			0
#define READ_GAP_EXTEND_MASK			0x7
#define TCCD_CCS_EXT_DLY_MIN_OFFS		8
#define TCCD_CCS_EXT_DLY_MIN_MASK		0xf
#define TCCD_CCS_WR_EXT_DLY_MIN_OFFS		16
#define TCCD_CCS_WR_EXT_DLY_MIN_MASK		0x7

#define MC6_CH0_DRAM_READ_TIMING_REG		0x3c4
#define TDQSCK_OFFS				0
#define TDQSCK_MASK				0xf
#define TDQSCK_VAL				0

#define MC6_CH0_DRAM_MPD_TIMING_REG		0x3cc
#define TXMP_OFFS				0
#define TXMP_MASK				0x7ff
#define TMPX_S_OFFS				16
#define TMPX_S_MASK				0x7
#define TMPX_LH_OFFS				24
#define TMPX_LH_MASK				0xf

#define MC6_CH0_DRAM_PDA_TIMING_REG		0x3d0
#define TMRD_PDA_OFFS				0
#define TMRD_PDA_MASK				0x1f

#define MC6_CH0_PHY_CTRL1_REG			0x1000
#define PHY_RFIFO_RPTR_DLY_VAL_OFFS		4
#define PHY_RFIFO_RPTR_DLY_VAL_MASK		0xf

#define MC6_CH0_PHY_WL_RL_CTRL_REG		0x10c0

#define MC6_CH0_PHY_RL_CTRL_B0_BASE		0x1180
#define MC6_CH0_PHY_RL_CTRL_B0_REG(cs)		(MC6_CH0_PHY_RL_CTRL_B0_BASE + (cs) * 0x24)
#define PHY_RL_CYCLE_DLY_OFFS			8
#define PHY_RL_CYCLE_DLY_MASK			0xf

#ifdef CONFIG_MC6P
#define MC6_DFI_PHY_USER_CMD_0_REG		0x13d0
#define DFI_USER_CMD_0_CH_OFFS			28
#define DFI_USER_CMD_0_CH_MASK			0xf
#define DFI_USER_CMD_0_CH0_VAL			0x1
#define DFI_USER_CMD_0_CS_OFFS			24
#define DFI_USER_CMD_0_CS_MASK			0xf
enum mv_ddr_mc6_dfi_cs {
	DFI_USER_CMD_0_CS0 = (1 << 0),
	DFI_USER_CMD_0_CS1 = (1 << 1),
	DFI_USER_CMD_0_CS2 = (1 << 2),
	DFI_USER_CMD_0_CS3 = (1 << 3)
};
#define DFI_PHY_INIT_DDR_DONE_REQ_OFFS		8
#define DFI_PHY_INIT_DDR_DONE_REQ_MASK		0x1
#define DFI_PHY_INIT_DDR_DONE_REQ_VAL		0x1
#define DFI_PHY_INIT_REQ_OFFS			0
#define DFI_PHY_INIT_REQ_MASK			0x1
#define DFI_PHY_INIT_REQ_VAL			0x1

#define DWC_DDRPHY_PIPE_DFI_MISC	2
#define DWC_DDRPHY_PIPE_DFI_WR		1
#define DWC_DDRPHY_PIPE_DFI_RD		2

#define MC6_DFI_PHY_CTRL_0_REG		0x13e0
#define TPHY_RDCSLAT_OFFS		24
#define TPHY_RDCSLAT_MASK		0xff
#define TPHY_RDCSLAT(dly)		((dly) - 5 + 2 * (DWC_DDRPHY_PIPE_DFI_MISC - DWC_DDRPHY_PIPE_DFI_RD))
#define TPHY_WRCSLAT_OFFS		16
#define TPHY_WRCSLAT_MASK		0xff
#define TPHY_WRCSLAT(dly)		((dly) - 5 + 2 * (DWC_DDRPHY_PIPE_DFI_MISC - DWC_DDRPHY_PIPE_DFI_WR))
#define DFI_DRAM_CLK_DIS_OFFS		0
#define DFI_DRAM_CLK_DIS_MASK		0x1
enum mv_ddr_mc6_dfi_dram_clk {
	DFI_DRAM_CLK_EN,
	DFI_DRAM_CLK_DIS
};

#define MC6_DFI_PHY_CTRL_1_REG		0x13e4
#define TRDDATA_EN_OFFS			24
#define TRDDATA_EN_MASK			0xff
#define TRDDATA_EN(dly)			((dly) - 5 + 2 * (DWC_DDRPHY_PIPE_DFI_MISC - DWC_DDRPHY_PIPE_DFI_RD))
#define TPHY_RDLAT_OFFS			16
#define TPHY_RDLAT_MASK			0xff
#define TPHY_RDLAT_VAL			0x12
#define TPHY_WRLAT_OFFS			8
#define TPHY_WRLAT_MASK			0xff
#define TPHY_WRLAT(dly)			((dly) - 5 + 2 * (DWC_DDRPHY_PIPE_DFI_MISC - DWC_DDRPHY_PIPE_DFI_WR))
#define TPHY_WRDATA_OFFS		0
#define TPHY_WRDATA_MASK		0xff
#define TPHY_WRDATA_VAL			0x2

#define DFI_PHY_LEVELING_STATUS_REG		0x13fc
#define DFI_PHY_INIT_DONE_OFFS			31
#define DFI_PHY_INIT_DONE_MASK			0x1
#define DFI_PHY_INIT_DONE_VAL			0x1
#endif

/* structures definitions */
/* struct used for DLB configuration array */
struct mv_ddr_mc6_timing {
	unsigned int cl;
	unsigned int cwl;
	unsigned int t_ckclk;
	unsigned int t_refi;
	unsigned int t_wr;
	unsigned int t_faw;
	unsigned int t_rrd;
	unsigned int t_rtp;
	unsigned int t_mod;
	unsigned int t_xp;
	unsigned int t_xpdll;
	unsigned int t_xs;
	unsigned int t_xs_fast;
	unsigned int t_ckesr;
	unsigned int t_cpded;
	unsigned int t_cksrx;
	unsigned int t_cksre;
	unsigned int t_cke;
	unsigned int t_ras;
	unsigned int t_rcd;
	unsigned int t_rp;
	unsigned int t_rfc;
	unsigned int t_rrd_l;
	unsigned int t_wtr;
	unsigned int t_wtr_l;
	unsigned int t_rc;
	unsigned int t_ccd;
	unsigned int t_ccd_l;
	unsigned int t_mrd;
	unsigned int t_xsdll;
	unsigned int t_zqcs;
	unsigned int t_zqoper;
	unsigned int t_zqinit;
	unsigned int t_actpden;
	unsigned int t_resinit;
	unsigned int t_res;
	unsigned int t_restcke;
	unsigned int t_rwd_ext_dly;
	unsigned int t_wl_early;
	unsigned int t_ccd_ccs_wr_ext_dly;
	unsigned int t_ccd_ccs_ext_dly;
	unsigned int read_gap_extend;
	unsigned int t_mpx_lh;
	unsigned int t_mpx_s;
	unsigned int t_xmp;
	unsigned int t_mrd_pda;
};

/* functions declaration */
int mv_ddr_mc6_config(unsigned int mc6_base, unsigned long iface_base_addr, int ecc_is_ena);
void mv_ddr_mc6_and_dram_timing_set(unsigned int mc6_base);
void mv_ddr_mc6_sizes_cfg(unsigned int mc6_base, unsigned long iface_base_addr);
void mv_ddr_mc6_init(unsigned int mc6_base);
uint64_t mv_ddr_mc6_mem_offs_get(u32 cs, unsigned int mc6_base);
uint64_t mv_ddr_mc6_mem_size_get(unsigned int mc6_base);
unsigned int mv_ddr_mc6_odt_cfg_pat_get(void);
unsigned int mv_ddr_mc6_odt_cfg_wr_get(void);
unsigned int mv_ddr_mc6_odt_cfg_rd_get(void);

#endif	/* _MV_DDR_MC6_DRV_H */