Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Speed error on PHY #20

Open
DuyTrung99 opened this issue Mar 14, 2022 · 0 comments
Open

Speed error on PHY #20

DuyTrung99 opened this issue Mar 14, 2022 · 0 comments

Comments

@DuyTrung99
Copy link

Hii,
Currently, I am working on 1G NetFPGA platform. But while using 2 PHY ports, both ports have 1G speed, I have the problem that at a time one PHY port automatically adjusts to 10Mb(default speed). I still haven't found the cause for this problem. Can someone help me with this problem?
Thank you all.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@DuyTrung99