Added CONNECT

git-svn-id: https://openmodelica.org/svn/OpenModelica/trunk@179 f25d12d1-65f4-0310-ae8a-bbce733d8d8e
OpenModelica · Mar 9, 1998 · 8f1a639 · 8f1a639
1 parent bef5ec9
commit 8f1a639
Show file tree

Hide file tree

Showing 2 changed files with 14 additions and 10 deletions.
diff --git a/modeq/ast/attrib.c b/modeq/ast/attrib.c
@@ -93,6 +93,7 @@ void print_attr(Attrib *attr, FILE *f)
   tokprinter(LPAR);		/* 31 */
   tokprinter(RPAR);		/* 32 */
   tokprinter(AND);		/* 40 */
+  tokprinter(CONNECT);
   tokprinter(EQUALS);		/* 49 */
   tokprinter(ASSIGN);		/* 50 */
   tokprinter(PLUS);		/* 51 */

diff --git a/modeq/ast/modgram.g b/modeq/ast/modgram.g
@@ -110,6 +110,7 @@ extern void *sibling_list(AST *ast);
 #token TIME		"time"
 #token FALS		"false"
 #token TRU		"true"
+#token CONNECT		"connect"
 
 /* #token FORALL		"forall" */
 /* #token ENDFORALL	"endforall" */
@@ -481,16 +482,18 @@ algorithm_clause :
 	;
 
 equation : << bool is_assign = false; AST *top; >>
-	( lh:simple_expression << top = #lh; >>
-	  { ( a:ASSIGN^ << top = #a; >>
-	    | e:EQUALS^ << top = #e; >> )
-	    rh:expression << is_assign=true; >> }
-	  << 
-	     if(is_assign)
-	       top->rml = Absyn__EQ_5fEQUALS(#lh->rml, #rh->rml);
-	     else
-	       top->rml = Absyn__EQ_5fEXPR(#lh->rml);
-	  >>
+	CONNECT^ LPAR c1: component_reference "," c2:component_reference RPAR
+	  << #0->rml = Absyn__EQ_5fCONNECT(#c1->rml,#c2->rml); >>
+	| ( lh:simple_expression << top = #lh; >>
+	    { ( a:ASSIGN^ << top = #a; >>
+	      | e:EQUALS^ << top = #e; >> )
+	      rh:expression << is_assign=true; >> }
+	    << 
+	       if(is_assign)
+		 top->rml = Absyn__EQ_5fEQUALS(#lh->rml, #rh->rml);
+	       else
+		 top->rml = Absyn__EQ_5fEXPR(#lh->rml);
+	    >>
 	| conditional_equation
 	| for_clause
 	| while_clause )