-
Notifications
You must be signed in to change notification settings - Fork 0
/
shift.s
349 lines (333 loc) · 5.35 KB
/
shift.s
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
;;
;; Bit shift routines for clang/llvm 65816 backend
;;
;; By Oskar Holstensson
;;
;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
.text
.globl c65_shl8
;; 8-bit shift left
.quorve:
c65_shl8:
.index 16
.accu 16
phx
sep #0x30
.index 8
.accu 8
ldx <1
beq 2f
lda <0
1:
asla
dex
bne 1b
sta <0
2:
rep #0x30
.index 16
.accu 16
plx
rts
.globl c65_shl16
;; 16-bit shift left
c65_shl16:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <2
beq 2f
lda <0
1:
asla
dex
bne 1b
sta <0
2:
rep #0x10
.index 16
plx
rts
.globl c65_shl32
;; 32-bit shift left
c65_shl32:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <4
beq 2f
lda <0
1:
asla
rol <2
dex
bne 1b
sta <0
2:
rep #0x10
.index 16
plx
rts
.globl c65_shl64
;; 64-bit shift left
c65_shl64:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <8
beq 2f
lda <0
1:
asla
rol <2
rol <4
rol <6
dex
bne 1b
sta <0
2:
rep #0x10
.index 16
plx
rts
.globl c65_lshr8
;; 8-bit logical shift right (unsigned)
c65_lshr8:
.index 16
.accu 16
phx
sep #0x30
.index 8
.accu 8
ldx <1
beq 2f
lda <0
1:
lsra
dex
bne 1b
sta <0
2:
rep #0x30
.index 16
.accu 16
plx
rts
.globl c65_lshr16
;; 16-bit logical shift right (unsigned)
c65_lshr16:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <2
beq 2f
lda <0
1:
lsra
dex
bne 1b
sta <0
2:
rep #0x10
.index 16
plx
rts
.globl c65_lshr32
;; 32-bit logical shift right (unsigned)
c65_lshr32:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <4
beq 2f
lda <2
1:
lsra
ror <0
dex
bne 1b
sta <2
2:
rep #0x10
.index 16
plx
rts
.globl c65_lshr64
;; 64-bit logical shift right (unsigned)
c65_lshr64:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <8
beq 2f
lda <6
1:
lsra
ror <4
ror <2
ror <0
dex
bne 1b
sta <6
2:
rep #0x10
.index 16
plx
rts
.globl c65_ashr8
;; 8-bit arithmetic shift right (signed)
c65_ashr8:
.index 16
.accu 16
phx
sep #0x30
.index 8
.accu 8
ldx <1
beq 1f
lda <0
bmi _c65_ashr8_neg
_c65_ashr8_pos:
lsra
dex
bne _c65_ashr8_pos
sta <0
1:
rep #0x30
.index 16
.accu 16
plx
rts
_c65_ashr8_neg:
.index 8
.accu 8
sec
rora
dex
bne _c65_ashr8_neg
sta <0
rep #0x30
.index 16
.accu 16
plx
rts
.globl c65_ashr16
;; 16-bit arithmetic shift right (signed)
c65_ashr16:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <2
beq 1f
lda <0
bmi _c65_ashr16_neg
_c65_ashr16_pos:
lsra
dex
bne _c65_ashr16_pos
sta <0
1:
rep #0x10
.index 16
plx
rts
_c65_ashr16_neg:
.index 8
sec
rora
dex
bne _c65_ashr16_neg
sta <0
rep #0x10
.index 16
plx
rts
.globl c65_ashr32
;; 32-bit arithmetic shift right (signed)
c65_ashr32:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <4
beq 1f
lda <2
bmi _c65_ashr32_neg
_c65_ashr32_pos:
lsra
ror <0
dex
bne _c65_ashr32_pos
sta <2
1:
rep #0x10
.index 16
plx
rts
_c65_ashr32_neg:
.index 8
sec
rora
ror <0
dex
bne _c65_ashr32_neg
sta <2
rep #0x10
.index 16
plx
rts
.globl c65_ashr64
;; 64-bit arithmetic shift right (signed)
c65_ashr64:
.index 16
.accu 16
phx
sep #0x10
.index 8
ldx <8
beq 1f
lda <6
bmi _c65_ashr64_neg
_c65_ashr64_pos:
lsra
ror <4
ror <2
ror <0
dex
bne _c65_ashr64_pos
sta <6
1:
rep #0x10
.index 16
plx
rts
_c65_ashr64_neg:
.index 8
sec
rora
ror <4
ror <2
ror <0
dex
bne _c65_ashr64_neg
sta <6
rep #0x10
.index 16
plx
rts