-
Notifications
You must be signed in to change notification settings - Fork 96
/
0002-v5.15-stm32mp-r2.1-CLOCK.patch
7300 lines (7202 loc) · 224 KB
/
0002-v5.15-stm32mp-r2.1-CLOCK.patch
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
From b931df769e83687f9676f7fbe0154b9a88c3812e Mon Sep 17 00:00:00 2001
From: Romuald Jeanne <romuald.jeanne@st.com>
Date: Tue, 25 Jul 2023 10:35:04 +0200
Subject: [PATCH 02/22] v5.15-stm32mp-r2.1 CLOCK
Signed-off-by: Romuald Jeanne <romuald.jeanne@st.com>
---
drivers/clk/Kconfig | 5 +
drivers/clk/Makefile | 1 +
drivers/clk/clk-composite.c | 15 +
drivers/clk/clk-scmi.c | 36 +
drivers/clk/clk-stm32mp1.c | 1656 ++++++++++++++++--
drivers/clk/clk.c | 7 +-
drivers/clk/stm32/Makefile | 1 +
drivers/clk/stm32/clk-stm32-core.c | 864 ++++++++++
drivers/clk/stm32/clk-stm32-core.h | 272 +++
drivers/clk/stm32/clk-stm32mp13.c | 1760 ++++++++++++++++++++
drivers/clk/stm32/reset-stm32.c | 161 ++
drivers/clk/stm32/reset-stm32.h | 7 +
drivers/clk/stm32/stm32mp13_rcc.h | 1751 +++++++++++++++++++
drivers/clocksource/timer-stm32-lp.c | 4 +-
include/dt-bindings/clock/stm32mp1-clks.h | 52 +-
include/dt-bindings/clock/stm32mp13-clks.h | 235 +++
16 files changed, 6619 insertions(+), 208 deletions(-)
create mode 100644 drivers/clk/stm32/Makefile
create mode 100644 drivers/clk/stm32/clk-stm32-core.c
create mode 100644 drivers/clk/stm32/clk-stm32-core.h
create mode 100644 drivers/clk/stm32/clk-stm32mp13.c
create mode 100644 drivers/clk/stm32/reset-stm32.c
create mode 100644 drivers/clk/stm32/reset-stm32.h
create mode 100644 drivers/clk/stm32/stm32mp13_rcc.h
create mode 100644 include/dt-bindings/clock/stm32mp13-clks.h
diff --git a/drivers/clk/Kconfig b/drivers/clk/Kconfig
index 100e474ff3dc..0a93f074cede 100644
--- a/drivers/clk/Kconfig
+++ b/drivers/clk/Kconfig
@@ -334,6 +334,11 @@ config COMMON_CLK_VC5
This driver supports the IDT VersaClock 5 and VersaClock 6
programmable clock generators.
+config COMMON_CLK_STM32MP135
+ def_bool COMMON_CLK && MACH_STM32MP13
+ help
+ Support for stm32mp135 SoC family clocks
+
config COMMON_CLK_STM32MP157
def_bool COMMON_CLK && MACH_STM32MP157
help
diff --git a/drivers/clk/Makefile b/drivers/clk/Makefile
index e42312121e51..6172bc25bfe0 100644
--- a/drivers/clk/Makefile
+++ b/drivers/clk/Makefile
@@ -109,6 +109,7 @@ obj-y += socfpga/
obj-$(CONFIG_PLAT_SPEAR) += spear/
obj-y += sprd/
obj-$(CONFIG_ARCH_STI) += st/
+obj-$(CONFIG_ARCH_STM32) += stm32/
obj-$(CONFIG_ARCH_SUNXI) += sunxi/
obj-$(CONFIG_SUNXI_CCU) += sunxi-ng/
obj-$(CONFIG_ARCH_TEGRA) += tegra/
diff --git a/drivers/clk/clk-composite.c b/drivers/clk/clk-composite.c
index 510a9965633b..8fcbb34de2cd 100644
--- a/drivers/clk/clk-composite.c
+++ b/drivers/clk/clk-composite.c
@@ -42,6 +42,18 @@ static unsigned long clk_composite_recalc_rate(struct clk_hw *hw,
return rate_ops->recalc_rate(rate_hw, parent_rate);
}
+static int clk_composite_get_duty_cycle(struct clk_hw *hw,
+ struct clk_duty *duty)
+{
+ struct clk_composite *composite = to_clk_composite(hw);
+ const struct clk_ops *rate_ops = composite->rate_ops;
+ struct clk_hw *rate_hw = composite->rate_hw;
+
+ __clk_hw_set_clk(rate_hw, hw);
+
+ return rate_ops->get_duty_cycle(rate_hw, duty);
+}
+
static int clk_composite_determine_rate(struct clk_hw *hw,
struct clk_rate_request *req)
{
@@ -251,6 +263,9 @@ static struct clk_hw *__clk_hw_register_composite(struct device *dev,
}
clk_composite_ops->recalc_rate = clk_composite_recalc_rate;
+ if (rate_ops->get_duty_cycle)
+ clk_composite_ops->get_duty_cycle = clk_composite_get_duty_cycle;
+
if (rate_ops->determine_rate)
clk_composite_ops->determine_rate =
clk_composite_determine_rate;
diff --git a/drivers/clk/clk-scmi.c b/drivers/clk/clk-scmi.c
index 1e357d364ca2..3e87eefa802f 100644
--- a/drivers/clk/clk-scmi.c
+++ b/drivers/clk/clk-scmi.c
@@ -9,6 +9,7 @@
#include <linux/device.h>
#include <linux/err.h>
#include <linux/of.h>
+#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/scmi_protocol.h>
#include <asm/div64.h>
@@ -37,6 +38,37 @@ static unsigned long scmi_clk_recalc_rate(struct clk_hw *hw,
return rate;
}
+static unsigned long scmi_clk_round_rate_get(struct clk_hw *hw,
+ unsigned long rate,
+ unsigned long *parent_rate)
+{
+ int ret;
+ u64 round_rate = rate;
+ struct scmi_clk *clk = to_scmi_clk(hw);
+
+ ret = scmi_proto_clk_ops->round_rate_get(clk->ph, clk->id, &round_rate);
+ if (ret)
+ return 0;
+
+ return round_rate;
+}
+
+static int scmi_clk_get_duty_cycle(struct clk_hw *hw, struct clk_duty *duty)
+{
+ struct scmi_clk *clk = to_scmi_clk(hw);
+ int ret;
+
+ ret = scmi_proto_clk_ops->get_duty_cycle(clk->ph, clk->id,
+ &duty->num, &duty->den);
+ if (ret) {
+ /* Assume a default value of 50% */
+ duty->num = 1;
+ duty->den = 2;
+ }
+
+ return 0;
+}
+
static long scmi_clk_round_rate(struct clk_hw *hw, unsigned long rate,
unsigned long *parent_rate)
{
@@ -59,6 +91,9 @@ static long scmi_clk_round_rate(struct clk_hw *hw, unsigned long rate,
else if (rate >= fmax)
return fmax;
+ if (clk->info->range.step_size == 0)
+ return scmi_clk_round_rate_get(hw, rate, parent_rate);
+
ftmp = rate - fmin;
ftmp += clk->info->range.step_size - 1; /* to round up */
do_div(ftmp, clk->info->range.step_size);
@@ -100,6 +135,7 @@ static const struct clk_ops scmi_clk_ops = {
*/
.prepare = scmi_clk_enable,
.unprepare = scmi_clk_disable,
+ .get_duty_cycle = scmi_clk_get_duty_cycle,
};
static int scmi_clk_ops_init(struct device *dev, struct scmi_clk *sclk)
diff --git a/drivers/clk/clk-stm32mp1.c b/drivers/clk/clk-stm32mp1.c
index 4bd1fe7d8af4..e50d27ccd9a9 100644
--- a/drivers/clk/clk-stm32mp1.c
+++ b/drivers/clk/clk-stm32mp1.c
@@ -116,11 +116,11 @@ static const char * const ref3_parents[] = {
};
static const char * const ref4_parents[] = {
- "ck_hsi", "ck_hse", "ck_csi"
+ "ck_hsi", "ck_hse", "ck_csi", "i2s_ckin"
};
static const char * const cpu_src[] = {
- "ck_hsi", "ck_hse", "pll1_p"
+ "ck_hsi", "ck_hse", "pll1_p", "pll1_p_div"
};
static const char * const axi_src[] = {
@@ -294,6 +294,7 @@ static const struct clk_div_table ck_trace_div_table[] = {
struct stm32_mmux {
u8 nbr_clk;
struct clk_hw *hws[MAX_MUX_CLK];
+ u8 saved_parent;
};
struct stm32_clk_mmux {
@@ -717,7 +718,7 @@ static int clk_mmux_set_parent(struct clk_hw *hw, u8 index)
for (n = 0; n < clk_mmux->mmux->nbr_clk; n++)
if (clk_mmux->mmux->hws[n] != hw)
- clk_hw_reparent(clk_mmux->mmux->hws[n], hwp);
+ clk_hw_set_parent(clk_mmux->mmux->hws[n], hwp);
return 0;
}
@@ -728,156 +729,212 @@ static const struct clk_ops clk_mmux_ops = {
.determine_rate = __clk_mux_determine_rate,
};
-/* STM32 PLL */
-struct stm32_pll_obj {
- /* lock pll enable/disable registers */
- spinlock_t *lock;
- void __iomem *reg;
- struct clk_hw hw;
- struct clk_mux mux;
-};
+static bool is_all_clk_on_switch_are_off(struct clk_hw *hw)
+{
+ struct clk_composite *composite = to_clk_composite(hw);
+ struct clk_hw *mux_hw = composite->mux_hw;
+ struct clk_mux *mux = to_clk_mux(mux_hw);
+ struct stm32_clk_mmux *clk_mmux = to_clk_mmux(mux);
+ int i = 0;
-#define to_pll(_hw) container_of(_hw, struct stm32_pll_obj, hw)
+ for (i = 0; i < clk_mmux->mmux->nbr_clk; i++)
+ if (__clk_is_enabled(clk_mmux->mmux->hws[i]->clk))
+ return false;
-#define PLL_ON BIT(0)
-#define PLL_RDY BIT(1)
-#define DIVN_MASK 0x1FF
-#define DIVM_MASK 0x3F
-#define DIVM_SHIFT 16
-#define DIVN_SHIFT 0
-#define FRAC_OFFSET 0xC
-#define FRAC_MASK 0x1FFF
-#define FRAC_SHIFT 3
-#define FRACLE BIT(16)
-#define PLL_MUX_SHIFT 0
-#define PLL_MUX_MASK 3
+ return true;
+}
-static int __pll_is_enabled(struct clk_hw *hw)
+#define MMUX_SAFE_POSITION 0
+
+static int clk_mmux_set_safe_position(struct clk_hw *hw)
{
- struct stm32_pll_obj *clk_elem = to_pll(hw);
+ struct clk_composite *composite = to_clk_composite(hw);
+ struct clk_hw *mux_hw = composite->mux_hw;
+ struct clk_mux *mux = to_clk_mux(mux_hw);
+ struct stm32_clk_mmux *clk_mmux = to_clk_mmux(mux);
- return readl_relaxed(clk_elem->reg) & PLL_ON;
-}
+ clk_mmux->mmux->saved_parent = clk_mmux_get_parent(mux_hw);
+ clk_mux_ops.set_parent(mux_hw, MMUX_SAFE_POSITION);
-#define TIMEOUT 5
+ return 0;
+}
-static int pll_enable(struct clk_hw *hw)
+static int clk_mmux_restore_parent(struct clk_hw *hw)
{
- struct stm32_pll_obj *clk_elem = to_pll(hw);
- u32 reg;
- unsigned long flags = 0;
- unsigned int timeout = TIMEOUT;
- int bit_status = 0;
+ struct clk_composite *composite = to_clk_composite(hw);
+ struct clk_hw *mux_hw = composite->mux_hw;
+ struct clk_mux *mux = to_clk_mux(mux_hw);
+ struct stm32_clk_mmux *clk_mmux = to_clk_mmux(mux);
- spin_lock_irqsave(clk_elem->lock, flags);
+ clk_mux_ops.set_parent(mux_hw, clk_mmux->mmux->saved_parent);
- if (__pll_is_enabled(hw))
- goto unlock;
+ return 0;
+}
- reg = readl_relaxed(clk_elem->reg);
- reg |= PLL_ON;
- writel_relaxed(reg, clk_elem->reg);
+static u8 clk_mmux_get_parent_safe(struct clk_hw *hw)
+{
+ struct clk_mux *mux = to_clk_mux(hw);
+ struct stm32_clk_mmux *clk_mmux = to_clk_mmux(mux);
- /* We can't use readl_poll_timeout() because we can be blocked if
- * someone enables this clock before clocksource changes.
- * Only jiffies counter is available. Jiffies are incremented by
- * interruptions and enable op does not allow to be interrupted.
- */
- do {
- bit_status = !(readl_relaxed(clk_elem->reg) & PLL_RDY);
+ clk_mmux->mmux->saved_parent = clk_mmux_get_parent(hw);
- if (bit_status)
- udelay(120);
+ return clk_mmux->mmux->saved_parent;
+}
- } while (bit_status && --timeout);
+static int clk_mmux_set_parent_safe(struct clk_hw *hw, u8 index)
+{
+ struct clk_mux *mux = to_clk_mux(hw);
+ struct stm32_clk_mmux *clk_mmux = to_clk_mmux(mux);
-unlock:
- spin_unlock_irqrestore(clk_elem->lock, flags);
+ clk_mmux_set_parent(hw, index);
+ clk_mmux->mmux->saved_parent = index;
- return bit_status;
+ return 0;
}
-static void pll_disable(struct clk_hw *hw)
-{
- struct stm32_pll_obj *clk_elem = to_pll(hw);
- u32 reg;
- unsigned long flags = 0;
+static const struct clk_ops clk_mmux_safe_ops = {
+ .get_parent = clk_mmux_get_parent_safe,
+ .set_parent = clk_mmux_set_parent_safe,
+ .determine_rate = __clk_mux_determine_rate,
+};
- spin_lock_irqsave(clk_elem->lock, flags);
+static int mp1_mgate_clk_enable_safe(struct clk_hw *hw)
+{
+ struct clk_hw *composite_hw = __clk_get_hw(hw->clk);
- reg = readl_relaxed(clk_elem->reg);
- reg &= ~PLL_ON;
- writel_relaxed(reg, clk_elem->reg);
+ clk_mmux_restore_parent(composite_hw);
+ mp1_mgate_clk_enable(hw);
- spin_unlock_irqrestore(clk_elem->lock, flags);
+ return 0;
}
-static u32 pll_frac_val(struct clk_hw *hw)
+static void mp1_mgate_clk_disable_safe(struct clk_hw *hw)
{
- struct stm32_pll_obj *clk_elem = to_pll(hw);
- u32 reg, frac = 0;
+ struct clk_hw *composite_hw = __clk_get_hw(hw->clk);
- reg = readl_relaxed(clk_elem->reg + FRAC_OFFSET);
- if (reg & FRACLE)
- frac = (reg >> FRAC_SHIFT) & FRAC_MASK;
+ mp1_mgate_clk_disable(hw);
- return frac;
+ if (is_all_clk_on_switch_are_off(composite_hw))
+ clk_mmux_set_safe_position(composite_hw);
}
-static unsigned long pll_recalc_rate(struct clk_hw *hw,
- unsigned long parent_rate)
-{
- struct stm32_pll_obj *clk_elem = to_pll(hw);
- u32 reg;
- u32 frac, divm, divn;
- u64 rate, rate_frac = 0;
+static const struct clk_ops mp1_mgate_clk_safe_ops = {
+ .enable = mp1_mgate_clk_enable_safe,
+ .disable = mp1_mgate_clk_disable_safe,
+ .is_enabled = clk_gate_is_enabled,
+};
+
+/* STM32 PLL */
+struct clk_pll_fractional_divider {
+ struct clk_hw hw;
+ void __iomem *mreg;
+ u8 mshift;
+ u8 mwidth;
+ u8 mflags;
+ void __iomem *nreg;
+ u8 nshift;
+ u8 nwidth;
+ u8 nflags;
+ void __iomem *freg;
+ u8 fshift;
+ u8 fwidth;
+
+ /* lock pll enable/disable registers */
+ spinlock_t *lock;
+};
- reg = readl_relaxed(clk_elem->reg + 4);
+#define to_pll_fractional_divider(_hw)\
+ container_of(_hw, struct clk_pll_fractional_divider, hw)
- divm = ((reg >> DIVM_SHIFT) & DIVM_MASK) + 1;
- divn = ((reg >> DIVN_SHIFT) & DIVN_MASK) + 1;
- rate = (u64)parent_rate * divn;
+static unsigned long clk_pll_frac_div_recalc_rate(struct clk_hw *hw,
+ unsigned long parent_rate)
+{
+ struct clk_pll_fractional_divider *fd = to_pll_fractional_divider(hw);
+ u32 mmask = GENMASK(fd->mwidth - 1, 0) << fd->mshift;
+ u32 nmask = GENMASK(fd->nwidth - 1, 0) << fd->nshift;
+ u32 fmask = GENMASK(fd->fwidth - 1, 0) << fd->fshift;
+ unsigned long m, n, f;
+ u64 rate, frate = 0;
+ u32 val;
+
+ val = readl(fd->mreg);
+ m = (val & mmask) >> fd->mshift;
+ if (fd->mflags & CLK_FRAC_DIVIDER_ZERO_BASED)
+ m++;
+
+ val = readl(fd->nreg);
+ n = (val & nmask) >> fd->nshift;
+ if (fd->nflags & CLK_FRAC_DIVIDER_ZERO_BASED)
+ n++;
+
+ if (!n || !m)
+ return parent_rate;
- do_div(rate, divm);
+ rate = (u64)parent_rate * n;
+ do_div(rate, m);
- frac = pll_frac_val(hw);
- if (frac) {
- rate_frac = (u64)parent_rate * (u64)frac;
- do_div(rate_frac, (divm * 8192));
+ val = readl(fd->freg);
+ f = (val & fmask) >> fd->fshift;
+ if (f) {
+ frate = (u64)parent_rate * (u64)f;
+ do_div(frate, (m * (1 << fd->fwidth)));
}
-
- return rate + rate_frac;
+ return rate + frate;
}
-static int pll_is_enabled(struct clk_hw *hw)
+static const struct clk_ops clk_pll_frac_div_ops = {
+ .recalc_rate = clk_pll_frac_div_recalc_rate,
+};
+
+#define PLL_BIT_ON 0
+#define PLL_BIT_RDY 1
+#define PLL_MUX_SHIFT 0
+#define PLL_MUX_MASK 3
+#define PLL_DIVMN_OFFSET 4
+#define PLL_DIVM_SHIFT 16
+#define PLL_DIVM_WIDTH 6
+#define PLL_DIVN_SHIFT 0
+#define PLL_DIVN_WIDTH 9
+#define PLL_FRAC_OFFSET 0xC
+#define PLL_FRAC_SHIFT 3
+#define PLL_FRAC_WIDTH 13
+
+#define TIMEOUT 5
+
+static int pll_enable(struct clk_hw *hw)
{
- struct stm32_pll_obj *clk_elem = to_pll(hw);
- unsigned long flags = 0;
- int ret;
+ struct clk_gate *gate = to_clk_gate(hw);
+ u32 timeout = TIMEOUT;
+ int bit_status = 0;
- spin_lock_irqsave(clk_elem->lock, flags);
- ret = __pll_is_enabled(hw);
- spin_unlock_irqrestore(clk_elem->lock, flags);
+ if (clk_gate_ops.is_enabled(hw))
+ return 0;
- return ret;
+ clk_gate_ops.enable(hw);
+
+ do {
+ bit_status = !(readl_relaxed(gate->reg) & BIT(PLL_BIT_RDY));
+
+ if (bit_status)
+ udelay(120);
+
+ } while (bit_status && --timeout);
+
+ return bit_status;
}
-static u8 pll_get_parent(struct clk_hw *hw)
+static void pll_disable(struct clk_hw *hw)
{
- struct stm32_pll_obj *clk_elem = to_pll(hw);
- struct clk_hw *mux_hw = &clk_elem->mux.hw;
-
- __clk_hw_set_clk(mux_hw, hw);
+ if (!clk_gate_ops.is_enabled(hw))
+ return;
- return clk_mux_ops.get_parent(mux_hw);
+ clk_gate_ops.disable(hw);
}
-static const struct clk_ops pll_ops = {
+const struct clk_ops pll_gate_ops = {
.enable = pll_enable,
.disable = pll_disable,
- .recalc_rate = pll_recalc_rate,
- .is_enabled = pll_is_enabled,
- .get_parent = pll_get_parent,
+ .is_enabled = clk_gate_is_enabled,
};
static struct clk_hw *clk_register_pll(struct device *dev, const char *name,
@@ -888,39 +945,50 @@ static struct clk_hw *clk_register_pll(struct device *dev, const char *name,
unsigned long flags,
spinlock_t *lock)
{
- struct stm32_pll_obj *element;
- struct clk_init_data init;
- struct clk_hw *hw;
- int err;
+ struct clk_pll_fractional_divider *frac_div;
+ struct clk_gate *gate;
+ struct clk_mux *mux;
- element = devm_kzalloc(dev, sizeof(*element), GFP_KERNEL);
- if (!element)
+ mux = devm_kzalloc(dev, sizeof(*mux), GFP_KERNEL);
+ if (!mux)
return ERR_PTR(-ENOMEM);
- init.name = name;
- init.ops = &pll_ops;
- init.flags = flags;
- init.parent_names = parent_names;
- init.num_parents = num_parents;
+ mux->reg = mux_reg;
+ mux->shift = PLL_MUX_SHIFT;
+ mux->mask = PLL_MUX_MASK;
+ mux->flags = CLK_MUX_READ_ONLY;
+ mux->table = NULL;
+ mux->lock = lock;
- element->mux.lock = lock;
- element->mux.reg = mux_reg;
- element->mux.shift = PLL_MUX_SHIFT;
- element->mux.mask = PLL_MUX_MASK;
- element->mux.flags = CLK_MUX_READ_ONLY;
- element->mux.reg = mux_reg;
+ gate = devm_kzalloc(dev, sizeof(*gate), GFP_KERNEL);
+ if (!gate)
+ return ERR_PTR(-ENOMEM);
- element->hw.init = &init;
- element->reg = reg;
- element->lock = lock;
+ gate->reg = reg;
+ gate->bit_idx = PLL_BIT_ON;
+ gate->flags = 0;
+ gate->lock = lock;
- hw = &element->hw;
- err = clk_hw_register(dev, hw);
+ frac_div = devm_kzalloc(dev, sizeof(*frac_div), GFP_KERNEL);
+ if (!frac_div)
+ return ERR_PTR(-ENOMEM);
- if (err)
- return ERR_PTR(err);
+ frac_div->mreg = reg + PLL_DIVMN_OFFSET;
+ frac_div->mshift = PLL_DIVM_SHIFT;
+ frac_div->mwidth = PLL_DIVM_WIDTH;
+ frac_div->mflags = CLK_FRAC_DIVIDER_ZERO_BASED;
+ frac_div->nreg = reg + PLL_DIVMN_OFFSET;
+ frac_div->nshift = PLL_DIVN_SHIFT;
+ frac_div->nwidth = PLL_DIVN_WIDTH;
+ frac_div->nflags = CLK_FRAC_DIVIDER_ZERO_BASED;
+ frac_div->freg = reg + PLL_FRAC_OFFSET;
+ frac_div->fshift = PLL_FRAC_SHIFT;
+ frac_div->fwidth = PLL_FRAC_WIDTH;
- return hw;
+ return clk_hw_register_composite(dev, name, parent_names, num_parents,
+ &mux->hw, &clk_mux_ops,
+ &frac_div->hw, &clk_pll_frac_div_ops,
+ &gate->hw, &pll_gate_ops, flags);
}
/* Kernel Timer */
@@ -1090,9 +1158,49 @@ static const struct clk_ops rtc_div_clk_ops = {
.determine_rate = clk_divider_rtc_determine_rate
};
+static int clk_div_get_duty_cycle(struct clk_hw *hw, struct clk_duty *duty)
+{
+ struct clk_divider *divider = to_clk_divider(hw);
+ unsigned int val;
+
+ val = readl(divider->reg) >> divider->shift;
+ val &= clk_div_mask(divider->width);
+
+ duty->num = (val + 1) / 2;
+ duty->den = (val + 1);
+
+ return 0;
+}
+
+static unsigned long clk_div_duty_cycle_recalc_rate(struct clk_hw *hw,
+ unsigned long parent_rate)
+{
+ return clk_divider_ops.recalc_rate(hw, parent_rate);
+}
+
+static long clk_div_duty_cycle_round_rate(struct clk_hw *hw, unsigned long rate,
+ unsigned long *prate)
+{
+ return clk_divider_ops.round_rate(hw, rate, prate);
+}
+
+static int clk_div_duty_cycle_set_rate(struct clk_hw *hw, unsigned long rate,
+ unsigned long parent_rate)
+{
+ return clk_divider_ops.set_rate(hw, rate, parent_rate);
+}
+
+static const struct clk_ops div_dc_clk_ops = {
+ .recalc_rate = clk_div_duty_cycle_recalc_rate,
+ .round_rate = clk_div_duty_cycle_round_rate,
+ .set_rate = clk_div_duty_cycle_set_rate,
+ .get_duty_cycle = clk_div_get_duty_cycle,
+};
+
struct stm32_pll_cfg {
u32 offset;
u32 muxoff;
+ const struct clk_ops *ops;
};
static struct clk_hw *_clk_register_pll(struct device *dev,
@@ -1281,7 +1389,7 @@ _clk_stm32_register_composite(struct device *dev,
NULL, &mp1_gate_clk_ops)\
#define _MGATE_MP1(_mgate)\
- .gate = &per_gate_cfg[_mgate]
+ &per_gate_cfg[_mgate]
#define GATE_MP1(_id, _name, _parent, _flags, _offset, _bit_idx, _gate_flags)\
STM32_GATE(_id, _name, _parent, _flags,\
@@ -1293,7 +1401,7 @@ _clk_stm32_register_composite(struct device *dev,
#define _STM32_DIV(_div_offset, _div_shift, _div_width,\
_div_flags, _div_table, _ops)\
- .div = &(struct stm32_div_cfg) {\
+ (&(struct stm32_div_cfg) {\
&(struct div_cfg) {\
.reg_off = _div_offset,\
.shift = _div_shift,\
@@ -1302,18 +1410,23 @@ _clk_stm32_register_composite(struct device *dev,
.table = _div_table,\
},\
.ops = _ops,\
- }
+ })
#define _DIV(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\
_STM32_DIV(_div_offset, _div_shift, _div_width,\
- _div_flags, _div_table, NULL)\
+ _div_flags, _div_table, NULL)
+
+#define _DIV_DUTY_CYCLE(_div_offset, _div_shift, _div_width, _div_flags,\
+ _div_table)\
+ _STM32_DIV(_div_offset, _div_shift, _div_width,\
+ _div_flags, _div_table, &div_dc_clk_ops)
#define _DIV_RTC(_div_offset, _div_shift, _div_width, _div_flags, _div_table)\
_STM32_DIV(_div_offset, _div_shift, _div_width,\
_div_flags, _div_table, &rtc_div_clk_ops)
#define _STM32_MUX(_offset, _shift, _width, _mux_flags, _mmux, _ops)\
- .mux = &(struct stm32_mux_cfg) {\
+ (&(struct stm32_mux_cfg) {\
&(struct mux_cfg) {\
.reg_off = _offset,\
.shift = _shift,\
@@ -1323,18 +1436,18 @@ _clk_stm32_register_composite(struct device *dev,
},\
.mmux = _mmux,\
.ops = _ops,\
- }
+ })
#define _MUX(_offset, _shift, _width, _mux_flags)\
- _STM32_MUX(_offset, _shift, _width, _mux_flags, NULL, NULL)\
+ _STM32_MUX(_offset, _shift, _width, _mux_flags, NULL, NULL)
-#define _MMUX(_mmux) .mux = &ker_mux_cfg[_mmux]
+#define _MMUX(_mmux) &ker_mux_cfg[_mmux]
-#define PARENT(_parent) ((const char *[]) { _parent})
+#define PARENT(_parent) ((const char *[]) { _parent})
-#define _NO_MUX .mux = NULL
-#define _NO_DIV .div = NULL
-#define _NO_GATE .gate = NULL
+#define _NO_MUX NULL
+#define _NO_DIV NULL
+#define _NO_GATE NULL
#define COMPOSITE(_id, _name, _parents, _flags, _gate, _mux, _div)\
{\
@@ -1344,9 +1457,9 @@ _clk_stm32_register_composite(struct device *dev,
.num_parents = ARRAY_SIZE(_parents),\
.flags = _flags,\
.cfg = &(struct stm32_composite_cfg) {\
- _gate,\
- _mux,\
- _div,\
+ .gate = (_gate),\
+ .mux = (_mux),\
+ .div = (_div),\
},\
.func = _clk_stm32_register_composite,\
}
@@ -1498,6 +1611,10 @@ static struct stm32_mgate mp1_mgate[G_LAST];
_K_GATE(_id, _gate_offset, _gate_bit_idx, _gate_flags,\
&mp1_mgate[_id], &mp1_mgate_clk_ops)
+#define K_MGATE_SAFE(_id, _gate_offset, _gate_bit_idx, _gate_flags)\
+ _K_GATE(_id, _gate_offset, _gate_bit_idx, _gate_flags,\
+ &mp1_mgate[_id], &mp1_mgate_clk_safe_ops)
+
/* Peripheral gates */
static struct stm32_gate_cfg per_gate_cfg[G_LAST] = {
/* Multi gates */
@@ -1609,10 +1726,10 @@ static struct stm32_gate_cfg per_gate_cfg[G_LAST] = {
K_GATE(G_USBH, RCC_AHB6ENSETR, 24, 0),
K_GATE(G_CRC1, RCC_AHB6ENSETR, 20, 0),
- K_MGATE(G_SDMMC2, RCC_AHB6ENSETR, 17, 0),
- K_MGATE(G_SDMMC1, RCC_AHB6ENSETR, 16, 0),
- K_MGATE(G_QSPI, RCC_AHB6ENSETR, 14, 0),
- K_MGATE(G_FMC, RCC_AHB6ENSETR, 12, 0),
+ K_MGATE_SAFE(G_SDMMC2, RCC_AHB6ENSETR, 17, 0),
+ K_MGATE_SAFE(G_SDMMC1, RCC_AHB6ENSETR, 16, 0),
+ K_MGATE_SAFE(G_QSPI, RCC_AHB6ENSETR, 14, 0),
+ K_MGATE_SAFE(G_FMC, RCC_AHB6ENSETR, 12, 0),
K_GATE(G_ETHMAC, RCC_AHB6ENSETR, 10, 0),
K_GATE(G_ETHRX, RCC_AHB6ENSETR, 9, 0),
K_GATE(G_ETHTX, RCC_AHB6ENSETR, 8, 0),
@@ -1684,9 +1801,13 @@ static struct stm32_mmux ker_mux[M_LAST];
_K_MUX(_id, _offset, _shift, _width, _mux_flags,\
&ker_mux[_id], &clk_mmux_ops)
+#define K_MMUX_SAFE(_id, _offset, _shift, _width, _mux_flags)\
+ _K_MUX(_id, _offset, _shift, _width, _mux_flags,\
+ &ker_mux[_id], &clk_mmux_safe_ops)
+
static const struct stm32_mux_cfg ker_mux_cfg[M_LAST] = {
/* Kernel multi mux */
- K_MMUX(M_SDMMC12, RCC_SDMMC12CKSELR, 0, 3, 0),
+ K_MMUX_SAFE(M_SDMMC12, RCC_SDMMC12CKSELR, 0, 3, 0),
K_MMUX(M_SPI23, RCC_SPI2S23CKSELR, 0, 3, 0),
K_MMUX(M_SPI45, RCC_SPI2S45CKSELR, 0, 3, 0),
K_MMUX(M_I2C12, RCC_I2C12CKSELR, 0, 3, 0),
@@ -1703,8 +1824,8 @@ static const struct stm32_mux_cfg ker_mux_cfg[M_LAST] = {
/* Kernel simple mux */
K_MUX(M_RNG2, RCC_RNG2CKSELR, 0, 2, 0),
K_MUX(M_SDMMC3, RCC_SDMMC3CKSELR, 0, 3, 0),
- K_MUX(M_FMC, RCC_FMCCKSELR, 0, 2, 0),
- K_MUX(M_QSPI, RCC_QSPICKSELR, 0, 2, 0),
+ K_MMUX_SAFE(M_FMC, RCC_FMCCKSELR, 0, 2, 0),
+ K_MMUX_SAFE(M_QSPI, RCC_QSPICKSELR, 0, 2, 0),
K_MUX(M_USBPHY, RCC_USBCKSELR, 0, 2, 0),
K_MUX(M_USBO, RCC_USBCKSELR, 4, 1, 0),
K_MUX(M_SPDIF, RCC_SPDIFCKSELR, 0, 2, 0),
@@ -1748,7 +1869,7 @@ static const struct clock_config stm32mp1_clock_cfg[] = {
PLL(PLL4, "pll4", ref4_parents, 0, RCC_PLL4CR, RCC_RCK4SELR),
/* ODF */
- COMPOSITE(PLL1_P, "pll1_p", PARENT("pll1"), 0,
+ COMPOSITE(PLL1_P, "pll1_p", PARENT("pll1"), CLK_SET_RATE_PARENT,
_GATE(RCC_PLL1CR, 4, 0),
_NO_MUX,
_DIV(RCC_PLL1CFGR2, 0, 7, 0, NULL)),
@@ -1776,7 +1897,7 @@ static const struct clock_config stm32mp1_clock_cfg[] = {
COMPOSITE(PLL3_Q, "pll3_q", PARENT("pll3"), 0,
_GATE(RCC_PLL3CR, 5, 0),
_NO_MUX,
- _DIV(RCC_PLL3CFGR2, 8, 7, 0, NULL)),
+ _DIV_DUTY_CYCLE(RCC_PLL3CFGR2, 8, 7, 0, NULL)),
COMPOSITE(PLL3_R, "pll3_r", PARENT("pll3"), 0,
_GATE(RCC_PLL3CR, 6, 0),
@@ -1796,40 +1917,40 @@ static const struct clock_config stm32mp1_clock_cfg[] = {
COMPOSITE(PLL4_R, "pll4_r", PARENT("pll4"), 0,
_GATE(RCC_PLL4CR, 6, 0),
_NO_MUX,
- _DIV(RCC_PLL4CFGR2, 16, 7, 0, NULL)),
+ _DIV_DUTY_CYCLE(RCC_PLL4CFGR2, 16, 7, 0, NULL)),
/* MUX system clocks */
MUX(CK_PER, "ck_per", per_src, CLK_OPS_PARENT_ENABLE,
RCC_CPERCKSELR, 0, 2, 0),
MUX(CK_MPU, "ck_mpu", cpu_src, CLK_OPS_PARENT_ENABLE |
- CLK_IS_CRITICAL, RCC_MPCKSELR, 0, 2, 0),
+ CLK_SET_RATE_PARENT | CLK_IS_CRITICAL, RCC_MPCKSELR, 0, 2, 0),
COMPOSITE(CK_AXI, "ck_axi", axi_src, CLK_IS_CRITICAL |
- CLK_OPS_PARENT_ENABLE,
- _NO_GATE,
- _MUX(RCC_ASSCKSELR, 0, 2, 0),
- _DIV(RCC_AXIDIVR, 0, 3, 0, axi_div_table)),
+ CLK_OPS_PARENT_ENABLE,
+ _NO_GATE,
+ _MUX(RCC_ASSCKSELR, 0, 2, 0),
+ _DIV(RCC_AXIDIVR, 0, 3, 0, axi_div_table)),
COMPOSITE(CK_MCU, "ck_mcu", mcu_src, CLK_IS_CRITICAL |
- CLK_OPS_PARENT_ENABLE,
- _NO_GATE,
- _MUX(RCC_MSSCKSELR, 0, 2, 0),
- _DIV(RCC_MCUDIVR, 0, 4, 0, mcu_div_table)),
+ CLK_OPS_PARENT_ENABLE,
+ _NO_GATE,
+ _MUX(RCC_MSSCKSELR, 0, 2, 0),
+ _DIV(RCC_MCUDIVR, 0, 4, 0, mcu_div_table)),
- DIV_TABLE(NO_ID, "pclk1", "ck_mcu", CLK_IGNORE_UNUSED, RCC_APB1DIVR, 0,
+ DIV_TABLE(PCLK1, "pclk1", "ck_mcu", CLK_IGNORE_UNUSED, RCC_APB1DIVR, 0,
3, CLK_DIVIDER_READ_ONLY, apb_div_table),
- DIV_TABLE(NO_ID, "pclk2", "ck_mcu", CLK_IGNORE_UNUSED, RCC_APB2DIVR, 0,
+ DIV_TABLE(PCLK2, "pclk2", "ck_mcu", CLK_IGNORE_UNUSED, RCC_APB2DIVR, 0,
3, CLK_DIVIDER_READ_ONLY, apb_div_table),
- DIV_TABLE(NO_ID, "pclk3", "ck_mcu", CLK_IGNORE_UNUSED, RCC_APB3DIVR, 0,
+ DIV_TABLE(PCLK3, "pclk3", "ck_mcu", CLK_IGNORE_UNUSED, RCC_APB3DIVR, 0,
3, CLK_DIVIDER_READ_ONLY, apb_div_table),
- DIV_TABLE(NO_ID, "pclk4", "ck_axi", CLK_IGNORE_UNUSED, RCC_APB4DIVR, 0,
+ DIV_TABLE(PCLK4, "pclk4", "ck_axi", CLK_IGNORE_UNUSED, RCC_APB4DIVR, 0,
3, CLK_DIVIDER_READ_ONLY, apb_div_table),
- DIV_TABLE(NO_ID, "pclk5", "ck_axi", CLK_IGNORE_UNUSED, RCC_APB5DIVR, 0,
+ DIV_TABLE(PCLK5, "pclk5", "ck_axi", CLK_IGNORE_UNUSED, RCC_APB5DIVR, 0,
3, CLK_DIVIDER_READ_ONLY, apb_div_table),
/* Kernel Timers */
@@ -1911,8 +2032,7 @@ static const struct clock_config stm32mp1_clock_cfg[] = {
PCLK(I2C4, "i2c4", "pclk5", 0, G_I2C4),
PCLK(I2C6, "i2c6", "pclk5", 0, G_I2C6),
PCLK(USART1, "usart1", "pclk5", 0, G_USART1),
- PCLK(RTCAPB, "rtcapb", "pclk5", CLK_IGNORE_UNUSED |
- CLK_IS_CRITICAL, G_RTCAPB),
+ PCLK(RTCAPB, "rtcapb", "pclk5", CLK_IS_CRITICAL, G_RTCAPB),
PCLK(TZC1, "tzc1", "ck_axi", CLK_IGNORE_UNUSED, G_TZC1),
PCLK(TZC2, "tzc2", "ck_axi", CLK_IGNORE_UNUSED, G_TZC2),
PCLK(TZPC, "tzpc", "pclk5", CLK_IGNORE_UNUSED, G_TZPC),
@@ -1953,10 +2073,6 @@ static const struct clock_config stm32mp1_clock_cfg[] = {
PCLK(ETHTX, "ethtx", "ck_axi", 0, G_ETHTX),
PCLK(ETHRX, "ethrx", "ck_axi", 0, G_ETHRX),
PCLK(ETHMAC, "ethmac", "ck_axi", 0, G_ETHMAC),
- PCLK(FMC, "fmc", "ck_axi", CLK_IGNORE_UNUSED, G_FMC),
- PCLK(QSPI, "qspi", "ck_axi", CLK_IGNORE_UNUSED, G_QSPI),
- PCLK(SDMMC1, "sdmmc1", "ck_axi", 0, G_SDMMC1),
- PCLK(SDMMC2, "sdmmc2", "ck_axi", 0, G_SDMMC2),
PCLK(CRC1, "crc1", "ck_axi", 0, G_CRC1),
PCLK(USBH, "usbh", "ck_axi", 0, G_USBH),
PCLK(ETHSTP, "ethstp", "ck_axi", 0, G_ETHSTP),
@@ -2046,7 +2162,8 @@ static const struct clock_config stm32mp1_clock_cfg[] = {
GATE(CK_DBG, "ck_sys_dbg", "ck_axi", CLK_IGNORE_UNUSED,
RCC_DBGCFGR, 8, 0),
- COMPOSITE(CK_TRACE, "ck_trace", ck_trace_src, CLK_OPS_PARENT_ENABLE,
+ COMPOSITE(CK_TRACE, "ck_trace", ck_trace_src,
+ CLK_OPS_PARENT_ENABLE | CLK_IGNORE_UNUSED,
_GATE(RCC_DBGCFGR, 9, 0),
_NO_MUX,
_DIV(RCC_DBGCFGR, 0, 3, 0, ck_trace_div_table)),
@@ -2338,6 +2455,8 @@ static int stm32_rcc_init(struct device *dev, void __iomem *base,
return 0;
}
+static void stm32_clk_summary_debugfs_create(struct device *dev, void __iomem *base);
+
static int stm32mp1_rcc_init(struct device *dev)
{
void __iomem *base;
@@ -2358,6 +2477,8 @@ static int stm32mp1_rcc_init(struct device *dev)
iounmap(base);
of_node_put(dev_of_node(dev));
+ } else {
+ stm32_clk_summary_debugfs_create(dev, base);
}
return ret;
@@ -2429,3 +2550,1182 @@ static int __init stm32mp1_clocks_init(void)
return platform_driver_register(&stm32mp1_rcc_clocks_driver);
}
core_initcall(stm32mp1_clocks_init);
+
+#ifdef CONFIG_DEBUG_FS
+
+#include <linux/debugfs.h>
+
+#define NO_STM32_MUX 0xFFFF
+#define NO_STM32_DIV 0xFFFF
+#define NO_STM32_GATE 0xFFFF
+
+enum enum_gate_cfg {
+ GATE_HSI,
+ GATE_CSI,
+ GATE_LSI,
+ GATE_HSE,
+ GATE_LSE,
+ GATE_PLL1,
+ GATE_PLL2,
+ GATE_PLL3,
+ GATE_PLL4,
+ GATE_PLL1_DIVP,
+ GATE_PLL1_DIVQ,
+ GATE_PLL1_DIVR,
+ GATE_PLL2_DIVP,
+ GATE_PLL2_DIVQ,
+ GATE_PLL2_DIVR,
+ GATE_PLL3_DIVP,
+ GATE_PLL3_DIVQ,
+ GATE_PLL3_DIVR,
+ GATE_PLL4_DIVP,
+ GATE_PLL4_DIVQ,
+ GATE_PLL4_DIVR,
+ GATE_RTCCK,
+ GATE_MCO1,
+ GATE_MCO2,
+ GATE_DBGCK,
+ GATE_TRACECK,
+ GATE_SAI1,
+ GATE_SAI2,
+ GATE_SAI3,
+ GATE_SAI4,
+ GATE_SPI1,
+ GATE_SPI2,
+ GATE_SPI3,
+ GATE_SPI4,
+ GATE_SPI5,
+ GATE_SPI6,
+ GATE_SPDIF,
+ GATE_I2C1,
+ GATE_I2C2,
+ GATE_I2C3,
+ GATE_I2C4,
+ GATE_I2C5,
+ GATE_I2C6,
+ GATE_USART2,
+ GATE_UART4,
+ GATE_USART3,
+ GATE_UART5,
+ GATE_USART1,
+ GATE_USART6,
+ GATE_UART7,
+ GATE_UART8,
+ GATE_LPTIM1,
+ GATE_LPTIM2,
+ GATE_LPTIM3,
+ GATE_LPTIM4,
+ GATE_LPTIM5,
+ GATE_LTDC,
+ GATE_DSI,
+ GATE_QSPI,
+ GATE_FMC,
+ GATE_SDMMC1,
+ GATE_SDMMC2,
+ GATE_SDMMC3,
+ GATE_USBO,
+ GATE_USBPHY,
+ GATE_RNG1,
+ GATE_RNG2,
+ GATE_FDCAN,
+ GATE_DAC12,
+ GATE_CEC,
+ GATE_ADC12,
+ GATE_GPU,
+ GATE_STGEN,
+ GATE_DFSDM,
+ GATE_ADFSDM,
+ GATE_TIM2,
+ GATE_TIM3,
+ GATE_TIM4,
+ GATE_TIM5,
+ GATE_TIM6,
+ GATE_TIM7,
+ GATE_TIM12,
+ GATE_TIM13,
+ GATE_TIM14,
+ GATE_MDIO,
+ GATE_TIM1,
+ GATE_TIM8,