-
Notifications
You must be signed in to change notification settings - Fork 5
/
utils.S
78 lines (56 loc) · 1.04 KB
/
utils.S
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
.globl put32
put32:
str w1,[x0]
ret
.globl get32
get32:
ldr w0,[x0]
ret
.globl delay
delay:
subs x0, x0, #1
bne delay
ret
.globl jump
jump:
bl arm64_elX_to_el1
arm64_elX_to_el1:
mrs x4, CurrentEL
cmp x4, #(0b01 << 2)
bne .notEL1
/* Already in EL1 */
ret
.notEL1:
cmp x4, #(0b10 << 2)
beq .inEL2
/* set EL2 to 64bit */
mrs x4, scr_el3
orr x4, x4, #(1<<10)
msr scr_el3, x4
mov x4, #0x200000
msr elr_el3, x4
mov x4, #((0b1111 << 6) | (0b0101)) /* EL1h runlevel */
msr spsr_el3, x4
b .confEL1
.inEL2:
mov x4, 0x200000
msr elr_el2, x4
mov x4, #((0b1111 << 6) | (0b0101)) /* EL1h runlevel */
msr spsr_el2, x4
.confEL1:
/* disable EL2 coprocessor traps */
mov x0, #0x33ff
msr cptr_el2, x0
/* set EL1 to 64bit */
mov x0, #(1<<31)
msr hcr_el2, x0
/* disable EL1 FPU traps */
mov x0, #(0b11<<20)
msr cpacr_el1, x0
/* set up the EL1 bounce interrupt */
mov x0, sp
msr sp_el1, x0
isb
eret
.Ltarget:
ret