README.md

Lab Sheet 8

LearningObjectives

• Modeling 3-stage pipeline design shown below in Verilog
• Designing modules for each hardware component and some support modules occurring in the pipeline design.
• Implementation of the modules in Verilog
• Integrating these modules
• Writing test bench